FA-STAC: A framework for fast and accurate static timing analysis with coupling

IEEE International Conference on Computer Design, ICCD 2006

Volumn , Issue , 2006, Pages 43-49

  Das, Debasish ^a   Shebaita, Ahmed ^a   Zhou, Hai ^a   Ismail, Yehea ^a   Killpack, Kip ^b  

^a NORTHWESTERN UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER DESIGNS; CONVERGENCE RATES; COUPLING MODELS; DELAY MODELING; DELAY VARIATIONS; INTERNATIONAL CONFERENCES; SINGLE PASS; STATIC TIMING ANALYSIS; TECHNOLOGY SCALING; TIMING ANALYSIS;

CHLORINE COMPOUNDS; POLYBUTADIENES; SYSTEMS ANALYSIS; TIME MEASUREMENT;

STATIC ANALYSIS;

EID: 49749103181     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2006.4380792     Document Type: Conference Paper

References (14)

1. R. Kumar, "Interconnect and noise immunity design for the Pentium 4 processor," in Proc. of the Design Automation Conf., 2003, pp. 938-943.
2. S. S. Sapatnekar, "A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing," IEEE Transactions on Computer Aided Design, 2000.
3. A. Kahng, S. Muddu, and E. Sarto, "On switch factor based analysis of coupled RC interconnects," in Proc. of the Design Automation Conf., 2000, pp. 79-84.
4. P. Chen, D. A. Kirkpatrick, and K. Keutzer, "Miller factor for gatelevel coupling delay calculation," in Proc. Intl. Conf. on Computer-Aided Design, San Jose, CA, Nov. 2000.
5. M. Ghoneima and Y. Ismail, "Accurate decoupling of coupled on-chip buses," in Proc. Intl. Symposium on Circuits and Systems, 2005, pp. 4146-4149.
6. P. Chen, D. A. Kirkpatrick, and K. Keutzer, "Switching window computation for static timing analysis in presence of crosstalk noise," in Proc. Intl. Conf. on Computer-Aided Design, San Jose, CA, Nov. 2000.
7. R. Arunachalam, K. Rajagopal, and L. T. Pilleggi, "Taco: Timing analysis with coupling," in Proc. of the Design Automation Conf., Los Angeles, CA, June 2000, pp. 266-269.
8. H. Zhou, "Timing analysis with crosstalk is a fixpoint on a complete lattice," in IEEE Transactions on Computer-Aided Design, September 2003, pp. 1261-1269.
9. P. Cousot and R. Cousot, "Abstract interpretation: A unified lattice model for static analysis of programs by construction or approximation of fixpoints," in ACM Symposium on Principles of Programming Languages, Los Angeles, CA, Jan. 1977, pp. 238-252.
10. F. Dartu and L. T. Pileggi, "Calculating worst-case gate delays due to dominant capacitance coupling," in Proc. of the Design Automation Conf., Anaheim, CA, June 1997, pp. 46-51.
11. P. D. Gross, R. Arunachalam, K. Rajagopal, and L. T. Pileggi, "Determination of worst-case aggressor alighment for delay calculation," in Proc. Intl. Conf. on Computer-Aided Design, San Jose, CA, Nov. 1998, pp. 212-219.
12. M. R. Garey and D. S. Johnson, Computers and Intractability. W. H. Freeman and Co., 1979.
13. T. H. Cormen, C. E. Leiserson, and R. H. Rivest, Introduction to Algorithms. MIT Press, 1989.
14. F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinatorial benchmark circuits," in Proc. Intl. Symposium on Circuits and Systems, 1985, pp. 695-698.