A taxonomy of data prefetching mechanisms

Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks, I-SPAN

Volumn , Issue , 2008, Pages 19-24

  Byna, Surendra ^a   Chen, Yong ^a   Sun, Xian He ^a  

^a Illinois Institute of Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DECODING; MASKS; PARALLEL PROCESSING SYSTEMS; TAXONOMIES;

CACHE MISSES; DATA ACCESS; DATA PREFETCHING; INTERNATIONAL SYMPOSIUM; MASK DATA; MULTI CORES; MULTI-CORE PROCESSORS; PARALLEL ARCHITECTURES; PERFORMANCE GAP; PRE-FETCHING; PREFETCHING TECHNIQUES; SOFTWARE SUPPORT;

PARALLEL ALGORITHMS;

EID: 49149107760     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/I-SPAN.2008.24     Document Type: Conference Paper

References (27)

1. th International Symposium on Computer Architecture, pp. 52-61, 2001.
2. J. P. Casmira and D. R Kaeli, "Modeling Cache Pollution", International Journal of Modeling and Simulation, 19(2), pp. 132-138, 1998.
3. Y. Liu, M. Dirnitri, and D. R. Kaeli, "Branch-directed and pointer-based data cache prefetching", Journal of Systems Architecture: the EUROMICRO Journal, 45(12-13), pp. 1047-1073, 1999.
4. T.F. Chen and J.L. Baer, "Effective Hardware-Based Data Prefetching for High Performance Processors," IEEE Transactions on Computers, pp. 609-623, 1995.
5. F. Dahlgren, M. Dubois, and P. Stenström, "Fixed and Adaptive Sequential Prefetching in Shared-memory Multiprocessors," Proceedings of International Conference on Parallel Processing, pp. 156-163, 1993.
6. th Parallel Architectures and Compilation Techniques, 2005.
7. th International Conference on Supercomputing, 2004.
8. th International Symposium on Computer Architecture, pp. 252-263, 1997.
9. th International Symposium on Computer Architecture, pp. 364-373, 1990.
10. th International Symposium on Computer Architecture, 2002.
11. D. Kim et al., "Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors", Proceedings of the International Symposium on Code Generation and Optimization, 2004.
12. th International Conference on Computer Design, 2002.
13. A. C. Klaiber and H. M. Levy, "An Architecture for Software-controlled Data Prefetching", Proceedings of the 18' International Symposium on Computer Architecture, pp.43-53, 1991.
14. th International Conference on Architectural Support for Programming Languages and Operating Systems, 1996.
15. th International Symposium on Computer Architecture, 2001.
16. T. Mowry and A. Gupta, "Tolerating Latency through Software-controlled Prefetching in Shared-memory Multiprocessors", Journal of Parallel and Distributed Computing, 12(2), pp.87-106, 1991.
17. N. Oren, "A Survey of Prefetching Techniques", TRCS-2000-10, University of the Witwatersrand, 2000.
18. R. M. Rabbah, H. Sandanagobalane, M. Ekpanyapong, and W.- F. Wong, "Compiler Orchestrated Pre-fetching via Speculation and Predication", Proceedings of the 11' International Conference on Architecture Support for Programming Languages and Operating Systems, pp. 189-198, 2004.
19. th International Conference on Architecture Support fo Programming Languages and Operating Systems, pp. 115-126, 1998.
20. th International Symposium on Computer Architecture, pp. 171-182, 2002.
21. Y. Song, S Kalogeropulos and P Tirumalai, "Design and Implementation of A Compiler Framework for Helper Threading on Multi-Core Processors", Proceedings of the 14' Parallel Architectures and Compilation Techniques, pp. 99-109, 2005.
22. Xian-He Sun, Surendra Byna, and Yong Chen, "Server-based Data Push Architecture for Multi-processor Environments", Journal of Computer Science and Technology (JCST), 22(5), pp. 641-652, 2007.
23. X.H. Sun, S. Byna and Y. Chen, "Improving Data Access Performance with Server Push Architecture", Proceedings of the NSF Next Generation Software Program Workshop (with IPDPS '07), 2007.
24. S. VanderWiel and D.J. Lilja, "Data Prefetch Mechanisms", ACM Computing Surveys, 32(2), 2000.
25. C.L. Yang, A.R. Lebeck, H.W. Tseng and C. Lee, "Tolerating Memory Latency through Push Prefetching for Pointer-Intensive Applications", ACM Transactions on Architecture and Code Optimization, 1(4), pp. 445-475, 2004.
26. th Parallel Architectures and Compilation Techniques, 2005.
27. C. Zilles and G. Sohi, "Execution-based Prediction Using Speculative Slices", in Proceedings of the 28th International Symposium on Computer Architecture, 2001.