Design and implementation of a compiler framework for helper threading on multi-core processors

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2005, Issue , 2005, Pages 99-109

  Song, Yonghong ^a   Kalogeropulos, Spiros ^a   Tirumalai, Partha ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HELPER THREAD PREFETCHING; LOGICAL PROCESSORS; SHARED CACHE;

BUFFER STORAGE; COMPUTER ARCHITECTURE; MICROPROCESSOR CHIPS; MULTITASKING; PARALLEL PROCESSING SYSTEMS;

PROGRAM COMPILERS;

EID: 33746715551     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2005.17     Document Type: Conference Paper

References (28)

1. A.-R. Adl-Tabatabai, R. L. Hudson, M. J. Serrano, and S. Subramoney. Prefetch injection based on hardware monitoring and object metadata. In Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation, pages 267-276, June 2004.
2. J. Brown, H. Wang, G. Chrysos, P. Wang, and J. Shen. Speculative precomputation on chip multiprocessors. In The 6th Workshop on Multithreaded Execution, Architecture and Compilation, November 2002.
3. B. Cahoon and K. McKinley. Data flow analysis for software prefetching linked data structures in Java. In Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, 2001.
4. S. Choi, N. Kohout, S. Pamnani, D. Kim, and D. Yeung. A general framework for prefetch scheduling in linked data structures and its application to multi-chain prefetching. ACM Transactions on Computer Systems, 22(2):214-280, May 2004.
5. J. Collins, H. Wang, D. Tullsen, C. Hughes, Y.-F. Lee, D. Lavery, and J. Shen. Speculative precomputation: Long-range prefetching of delinquent loads. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pages 14-25, June 2001.
6. D. Greenley. The ultrasparc iv+ processor. In Proceedings of the Fall Processor Forum, San Jose, CA, October 2004.
7. S. Kalogeropulos, M. Rajagopalan, V. Rao, Y. Song, and P. Tirumalai. Processor aware anticipatory prefetching in loops. In Proceedings of the 10th International Conference on High-Performance Computer Architecture, pages 106-117, February 2004.
8. D. Kim, J. P. Shen, S.S. Liao, P. H. Wang, J. del Cuvillo, X. Tian, X. Zou, H. Wang, D. Yeung, and M. Girkar. Physical experimentation with prefetching helper threads on intel's hyper-threaded processors. In Proceedings of the International Symposium on Code Generation and Optimization, pages 27-38, Palo Alto, CA, March 2004.
9. D. Kim and D. Yeung. Design and evaluation of compiler algorithms for pre-execution. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 159-170, San Jose, CA, 2002.
10. D. Kim and D. Yeung. A study of source-level compiler algorithms for automatic construction of pre-execution code. ACM Transactions on Computer Systems, 22(3):326-379, August 2004.
11. G. Lauterbach. Ultrasparc iii - a scalable high clock rate spare processor. In Proceedings of the Microprocessor Forum, San Jose, CA, October 1997.
12. S. S. Liao, P. Wang, H. Wang, G. Hoflehner, D. Lavery, and H. Shen. Post-pass binary adaptation for software-based speculative precomputation. In Proceedings of the ACM SIGPLAN2002 Conference on Programming Language Design and Implementation, pages 117-128, Berlin, Germany, June 2002.
13. C.-K. Luk. Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pages 40-51, 2001.
14. C.-K. Luk and T. Mowry. Compiler-based prefetching for recursive data structures. In Proceedings of the 7th International Conference on Architecture Support for Programming Languages and Operating Systems, October 1996.
15. C.-K. Luk and T. Mowry. Automatic compiler-inserted prefetching for pointer-based applications. IEEE Transactions on Computers, 48(2):134-141, February 1999.
16. C.-K. Luk and T. Mowry. Architectural and compiler support for effective instruction prefetching: A cooperative approash. ACM Transactions on Computer Systems, 19(1), February 2001.
17. A. Moshovos, D. N. Pnevmatikatos, and A. Baniasadi. Slide-processors: An implementation of operation-based prediction. In Proceedings of the International Conference on Supercomputing, Sorrento, Italy, 2001.
18. T. Mowry. Tolerating latency in multiprocessors through compiler-inserted prefetching. ACM Transactions on Computer Systems, February 1998.
19. T. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the 5th International Conference on Architecture Support for Programming Languages and Operating Systems, October 1992.
20. OpenMP ARB, OpenMP Specification Version 2.5. http://www.openmp.org.
21. A. Roth and G. Sohi. Jump-pointer prefetching for linked data structures. In Proceedings of the 26th International Symposium on Computer Architecture, May 1999.
22. Standard Performance Evaluation Corporation, The SPEC CPU2000 benchmark suite, http://www.specbench.org.
23. Sun Microsystems, Inc., Sun Studio 9: Performance Analyzer. http://docs.sun.com/source/817-6696/AdvancedTopics.html.
24. Sun Microsystems, Inc., Sun Studio 9: OpenMP API User's Guide. http://docs.sun.com/source/817-6703/3-Compiling.html.
25. D. M. Tullsen and S. J. Eggers. Effective cache prefetching on bus-based multiprocessors. ACM Transactions on Computer Systems, 13(1), February 1995.
26. S. Vanderwiel. Data prefetch mechanisms. ACM Computing Surveys, 32(2), June 2000.
27. D. Weaver and E. T. Germond. The SPARC Architecture Manual Version 9. PARC International, Inc., Prentice-Hall, Englewood Cliffs, NJ.
28. Y. Wu. Efficient discovery of regular stride patterns in irregular programs and its use in compiler prefetching. In Proceedings of the International Conference on Programming Language Design and Implementation, June 2002.