An automated exploration framework for FPGA-based soft multiprocessor systems

CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2005, Pages 273-278

  Jin, Yujia ^a   Satish, Nadathur ^a   Ravindran, Kaushik ^a   Keutzer, Kurt ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Design space exploration; FPGA; Integer Linear Programming; IPv4 packet forwarding; Soft multiprocessors

Indexed keywords

INTEGER PROGRAMMING; LINEAR PROGRAMMING; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS;

DESIGN SPACE EXPLORATION; INTEGER LINEAR PROGRAMMING; IPV4 PACKET FORWARDING; SOFT MULTIPROCESSORS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 27644560102     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1084834.1084903     Document Type: Conference Paper

References (11)

1. EEMBC. http://www.eembc.org/.
2. ILOG CPLEX.http://www.ilog.com/products/cplex/.
3. A. Atamtürk and M. W. Savelsbergh. Integer Programming Software Systems. Technical Report BCOL.03.01, IEOR, University of California at Berkeley, January 2003.
4. Chris Rowen, Tensilica Inc. Fundamental Change in MPSoCs: A fifteen year outlook. In MPSOC'03 Workshop Proceedings. International Seminar on Application-Specific Multi-Processor SoC, 2003.
5. M. Grajcar. Genetic List Scheduling Algorithm for Scheduling and Allocation on a Loosely Coupled Heterogeneous Multiprocessor System. In In Proc. of the Design Automation Conference (DAC), volume 17, pages 280-285, June 1999.
6. M. Gries and Y. Jin. Comprehensively Exploring the Design Space. In M. Gries and K. Keutzer, editors, Building ASIPs: The MESCAL Methodology, pages 131-178. Springer Inc., 2005.
7. M. Gries and K. Keutzer, editors. Building ASIPs: The MESCAL Methodology. Springer Inc., 2005.
8. P. D. Hoang and J. M. Rabaey. Scheduling of DSP Programs onto Multiprocessors for Maximum Throughput. In IEEE Transactions on Signal Processing, volume 41, pages 2225-2235, June 1993.
9. K. Ravindran, N. Satish, Y. Jin, and K. Keutzer. An FPGA-based Soft Multiprocessor System for IPv4 Packet Forwarding . In International Conference on Field Programmable Logic and Applications (FPL), August 2005.
10. M. Ruiz-Sánchez, E. Biersack, and W. Dabbous. Survey and Taxonomy of IP Address Lookup Algorithms. Network, IEEE, Vol.15, Iss.2, pages 8-23, March-April 2001.
11. Xilinx, Inc. Embedded Systems Tools Guide, Xilinx Embedded Development Kit, EDK version 6.2i edition, June 2004.