Hybrid-type CAM design for both power and performance efficiency

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 8, 2008, Pages 965-974

  Chang, Yen Jen ^a,b   Liao, Yuan Hong ^b  

^a IEEE

^b NATIONAL CHUNG HSING UNIVERSITY   (Taiwan)

Author keywords

Content addressable memory (CAM); Hybrid type CAM; NAND type CAM; NOR type CAM

Indexed keywords

CAMS; ELECTRIC POWER UTILIZATION; ENERGY POLICY;

CAM DESIGN; CONTENT-ADDRESSABLE MEMORY; CONTENT-ADDRESSABLE MEMORY (CAM); ENERGY CONSUMPTION; HYBRID-TYPE CAM; MATCH-LINE; NAND-TYPE CAM; NOR-TYPE CAM; PERFORMANCE EFFICIENCY; POWER CONSUMPTION; POWER EFFICIENCIES; SEARCH DATA; SEARCH PERFORMANCE; SPEED UPS; STORED DATA; SWITCHING ACTIVITIES;

ASSOCIATIVE STORAGE;

EID: 48349098543     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.2000595     Document Type: Article

References (11)

1. K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: A tutorial and survey," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 712-727, Mar. 2006.
2. T. Juan, T. Lang, and J. Navarro, "Reducing TLB power requirements," in Proc. Int. Symp. Low Power Electronics and Design, 1997, pp. 196-201.
3. H. Miyatake, M. Tanaka, and Y. Mori, "A design for high-speed low-power CMOS fully parallel content-addressable memory macros," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 956-968, Jun. 2001.
4. I. Arsovski and A. Sheikholeslami, "A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1958-1966, Nov. 2003.
5. C. A. Zukowski and S. Y. Wang, "Use of selective precharge for low-power content-addressable memories," in Proc. Int. Symp. Circuits and Syst., 1997, pp. 1788-1791.
6. K. H. Cheng, C. H. Wei, and S. Y. Jiang, "Static divided word matching line for low-power content addressable memory design," in Proc. Int. Symp. Circuits and Syst., 2004, pp. 629-632.
7. A. Efthymiou and J. D. Garside, "An adaptive serial-parallel CAM architecture for low-power cache block," in Proc. Int. Symp. Low Power Electron. and Design, 2002, pp. 136-141.
8. K. Pagiamtzis and A. Sheikholeslami, "A low power content-addressable memory (CAM) using pipelined hierarchical search scheme," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1512-1519, Sep. 2004.
9. C. S. Lin, J. C. Chang, and B. D. Liu, "A low-power precomputation-base fully parallel content addressable memory," IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 654-662, Apr. 2003.
10. Y. J. Chang, F. Lai, and C. L. Yang, "Zero-aware asymmetric SRAM cell for reducing cache power in writing zero," IEEE Trans. Very Large Scale Integr. Syst., vol. 12, no. 8, pp. 827-836, Aug. 2004.
11. S. P. Mohanty, N. Ranganathan, and S. K. Chappidi, "Peak power minimization through datapath, scheduling," in Proc. IEEE Computer Soc. Annu. Symp. VLSI (ISVLSI), Feb. 2003, pp. 121-126.