Domain-specific hybrid FPGA: Architecture and floating point applications

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 196-201

  Ho, Chun Hok ^a   Yu, Chi Wai ^a   Leong, Philip H W ^b   Luk, Wayne ^a   Wilton, Steven J E ^c  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

^b CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

^c UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; ARCHITECTURE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

APPLICATION DOMAINS; BENCHMARK CIRCUITS; CONTROL LOGICS; DATA PATHS; DESIGN FLOWS; DO-MAINS; FLOATING POINTS; FPGA DEVICES; ISSUES AND CHALLENGES; MULTIPLE GRANULARITIES; NOVEL ARCHITECTURES; PROPOSED ARCHITECTURES; RECONFIGURABLE LOGICS; REDUCTION IN AREAS; SPECIFIC INFORMATIONS;

BENCHMARKING;

EID: 48149112303     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380647     Document Type: Conference Paper

References (11)

1. I. Kuon and J. Rose, "Measuring the gap between FPGAs and ASICs," in Proc. FPGA. New York, NY, USA: ACM Press, 2006, pp. 21-30.
2. K. Compton and S. Hauck, "Totem: Custom Reconfigurable Array Generation," in Proc. FCCM, 2001, pp. 111-119.
3. A. Ye and J. Rose, "Using Bus-Based Connections to Improve Field-Programmable Gate-Array Density for Implementing Datapath Circuits," IEEE Trans. VLSI, vol. 14, no. 5, pp. 462-473, 2006.
4. E. Roesler and B. Nelson, "Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture," in Proc. FPL, 2002, pp. 637-646.
5. M. Beauchamp, S. Hauck, K. Underwood, and K. Hemmert, "Embedded floating-point units in FPGAs," in Proc. FPGA, 2006, pp. 12-20.
6. C. Ho, P. Leong, W. Luk, S. Wilton, and S. Lopez-Buedo, "Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs," in Proc. FCCM, 2006, pp. 35-44.
7. E. Ahmed and J. Rose, "The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density," IEEE Trans. VLSI, vol. 12, no. 3, pp. 288-298, March 2004.
8. B. Mei, S. Vernalde, D. Verkest, H. Man, and R. Lauwereins, "ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix," in Proc. FPL, 2003, pp. 61-70.
9. S. Wilton, C. Ho, P. Leong, W. Luk, and B. Quinton, "A Synthesizable Datapath-Oriented Embedded FPGA Fabric," in Proc. FPGA, 2007, pp. 33-41.
10. Xilinx Inc., Floating-Point Operator v1.0. Product Specification, 2005.
11. C. Yui, G. Swift, and C. Carmichael, "Single event upset susceptibility testing of the Xilinx Virtex II FPGA," in Military and Aerospace Applications of Programmable Logic Conference (MAPLD), 2002.