A synthesizable datapath-oriented embedded FPGA fabric

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2007, Pages 33-41

  Wilton, Steve J E ^b   Ho, C H ^a   Leong, Philip H W ^a,c   Luk, Wayne ^a   Quinton, Brad ^b  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

^b UNIVERSITY OF BRITISH COLUMBIA   (Canada)

^c CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

Datapath; Embedded block; Field programmable gate array; Integrated circuit; Synthesis; System on chip

Indexed keywords

COMPUTATION THEORY; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; INTEGRATED CIRCUITS; OPTIMIZATION;

DATAPATH; EMBEDDED BLOCK; SYSTEM-ON-CHIP;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34748872044     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1216919.1216924     Document Type: Conference Paper

References (17)

1. D. Chen, J. Cong, M. Ercegovac, and Z. Huang. Performance-driven mapping for CPLD architectures. In ACM Int. Symp. on Field-Programmable Gate Arrays, pages 39-47, Feb. 2001.
2. D. Cherepacha and D. Lewis. DP-FPGA: An FPGA architecture optimized for datapaths. In Int. Conf. on VLSI Design, pages 329-343, 1996.
3. D. Cronquist, P. Franklin, C. Fisher, M. Figueroa, and C. Ebeling. Architecture design of reconfigurable pipelined datapaths. In Twentieth Anniversary Conf. on Advanced Research in VLSI, page 23, 1999.
4. S. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. Taylor. Piperench: A reconfigurable architecture and compiler. IEEE Computer, 33(4):70-77, April 2000.
5. S. Hauck, T. Fry, M. Hosier, and J. Kao. The Chimera Reconfigurable functional unit. IEEE Trans. on VLSI, 12(2):206-217, Feb. 2004.
6. C. Ho, P. Leong, W. Luk, S. Wilton, and S. Lopez-Buedo. Virtual embedded blocks: A methodology for evaluating embedded elements in FPGAs. In Int. Symp. on Field-Programmable Custom Computing Machines, pages 35-44, Apr. 2006.
7. I. Kuon and J. Rose. Measuring the gap between FPGAs and ASICs. In Int. Symp. on Field-Programmable Gate Arrays, pages 21-30, Feb. 2006.
8. K. Leijten-Nowak and J. L. van Meerbergen. An FPGA architecture with enhanced datapath functionality. In Int. Symp. on Field-Programmable Gate Arrays, pages 195-204, Feb. 2003.
9. A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, and B. Hutchings. A reconfigurable arithmetic array for multimedia applications. In A CM Int. Symp. on Field-Programmable Gate Arrays, pages 135-143, Feb. 1999.
10. A. Menezes, P. van Oorschot, and S. Vanstone. Handbook of Applied Cryptography, pages 602-606. CRC Press, 1996.
11. B. Quinton and S. Wilton. Post-silicon debug using programmable logic cores. In Int. Conf. on Field-Programmable Technology, pages 241-247, Dec. 2005.
12. R. Salen, S. Wilton, S. Mirabbasi, A. Hu, M. Greenstreet, G. Lemieux, P. Pande, C. Grecu, and A. Ivanov. System-on-chip: Reuse and integration. Proceedings of the IEEE, 94(6):1050-1069, June 2006.
13. H. Singh, M. Lee, G. Lu, F. Kurdahi, N. Bagherzadeh, and E. Chaves. Morphosys: An integrated reconfigurable system for data-parallel and compute intensive applications. IEEE Trans. on Computers, 49(5):465-481, April 2000.
14. S. Wilton, N. Kafafi, J. Wu, K. Bozman, V. Aken'Ova, and R. Saleh. Design considerations for soft embedded programmable logic cores. IEEE Journal of Solid-State Circuits, 40(2):485-497, Feb. 2005.
15. A. Yan and S. Wilton. Product-term based synthesizable embedded programmable logic cores. IEEE Trans. on VLSI, 14(5):474-488, May 2006.
16. A. Ye and J. Rose. Using bus-based connections to improve field-programmable gate array density for implementing datapath circuits. In Int. Symp. on Field-Programmable Gate Arrays, pages 3-13, Feb. 2005.
17. A. Ye, J. Rose, and D. Lewis. Architecture of datapath-oriented coarse-grain logic and routing for FPGAs. In IEEE Custom Integrated Circuits Conf., pages 61-64, Sept. 2003.