SPICE-compatible cavity and transmission line model for power bus with narrow slots

IEEE International Symposium on Electromagnetic Compatibility

Volumn , Issue , 2007, Pages

  Feng, Gang ^a   Zhang, Yao Jiang ^a   Drewniak, James L ^a   Zhang, Lin ^b  

^a MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY   (United States)

^b Lorentz Solution Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT MODELING; COUPLED TRANSMISSION LINES; FINITE ELEMENT METHOD FEM; HYBRID CAVITY; INTERNATIONAL SYMPOSIUM; LUMPED CIRCUITS; NARROW SLOT; POWER BUS; SEGMENTATION METHODS; TRANSMISSION LINE MODEL; TWO-PORT NETWORKS;

BUSES; ELECTRIC INVERTERS; ELECTRIC LINES; ELECTROMAGNETIC COMPATIBILITY; ELECTROMAGNETIC WAVE EMISSION; ELECTROMAGNETISM; EQUIVALENT CIRCUITS; FINITE ELEMENT METHOD; LUMPED PARAMETER NETWORKS; MAGNETIC COUPLINGS; MAGNETIC MATERIALS; MATERIALS SCIENCE; NETWORKS (CIRCUITS); PLASTIC MOLDS; POWER TRANSMISSION; SPICE; TECHNICAL PRESENTATIONS; TRANSMISSION LINE THEORY;

COUPLED CIRCUITS;

EID: 47749121058     PISSN: 10774076     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISEMC.2007.208     Document Type: Conference Paper

References (18)

1. H. W. Johnson, and M. Graham, High Speed Digital Design: A Handbook of Black Magic, Englewood Cliffs, NJ, Prentice Hall, 1993.
2. T. H. Hubing, J. L. Drewniak, T. P. Van Doren, and D. M. Hockanson, "Power bus decoupling on multilayer printed circuit boards," IEEE Trans. Electromagn. Compat., vol. 37, pp. 155-166, May 1995.
3. J. Fan, J. L. Drewniak, J. L. Knighten, N. W. Smith, A. Orlandi and T. P. Van Doren, "Quantifying SMT decoupling capacitor placement in DC power-bus design for multilayer PCBs," IEEE Trans. Electromagn. Compat., vol. 43, pp. 588-599, Nov. 2001.
4. J. Fan, W. Cui, J. L. Drewniak, T. P. V. Doren and J. L. Knighten, "Estimating the noise mitigation effect of local decoupling in printed circuit boards," IEEE Trans. Adv. packag., vol. 25, pp. 154-165, May 2002.
5. H. Kim, B. K. Sun, and J. Kim, "Suppression of GHz range power/ground inductive impedance and switching noise using embedded film capacitors in multilayer packages and PCBs," IEEE Microw. wireless Compon. Lett., vol. 14, pp. 71-73, Feb. 2004.
6. J. Chen, T. H. Hubing, T. P. V. Doren, and R. E. DuBroff, "Power bus isolation using power islands in printed circuit boards," IEEE Trans. Electmmtign. Compat., vol. 44, pp. 373-380, May 2002.
7. W. Cui, J. Fan, Y. Ren, H. Shi, J. L. Drewniak, and R. E. DuBroff, "DC power-bus noise isolation with power-plane segmentation," IEEE Trans. Electromagn. Compat., vol. 45, pp. 436-443, May 2003.
8. J. Fan, J. L. Drewniak, H. Shi, and J. L. Knighten, T. H. Hubing, and R. E. DuBroff, "DC power bus modeling and design with a mixed-potential integral equation formulation and circuit extraction," IEEE Trans. Electromag. Compat., vol. 43, pp. 426-436, Nov. 2001.
9. Yun Ji, T. H. Hubing, "On the modeling of a gapped power-bus structure using a hybrid FEM/MoM approach," IEEE Trans. Electromagn. Compat., vol. 44, pp. 566-569, Nov. 2002.
10. G. T. Lei, R. W. Techentin, and B. K. Gilbert, "High-frequency characterization of power/ground-plane structures," IEEE Trans. Microw. Theory Tech., vol. 47, 562-569, May 1999.
11. Z. L. Wang, O. Wada, Y. Toyota, and R. Koga, "Convergence acceleration and accuracy improvement in power bus impedance calculation with a fast algorithm using cavity model," IEEE Trans. Electromagn. Compat., vol.47, pp. 2-9, Feb. 2005.
12. T. Okoshi, Planar Circuits for Microwaves and Lightwaves. Munich, Germany: Springer-Verlag, 1985.
13. R. Sorrentino, "Planar circuits, waveguide models, and segmentation method," IEEE Trans. Microw. Theory Tech., vol. 33, pp. 1057-1066, Oct. 1985.
14. Z. L. Wang, O. Wada, Y. Toyota, and R. Koga, "Modeling of gapped power bus structures for isolation using cavity modes and segmentation," IEEE Trans. Electromagn. Compat., vol. 47, pp. 210-218, May 2005.
15. Y. Jeong, A. C. W. Lu, L.L.Wai, W. Fan, B. K. Lok, H. Park, J. Kim, "Hybrid analytical modeling method for split power bus in multilayered package," IEEE Trans. Electromagn. Compat., vol. 48, pp.82-94, Feb. 2006.
16. L. Zhang, B. Archambeault, S. Conner, J. L. Knighten, J. Fan, N. W. Smith, R. Alexander, R. E. DuBroff, and J. L. Drewniak, "A circuit approach to model narrow slot structures in a power bus," 2004 International Symposium on Electromagnetic Compatibility (EMC). pp. 401-406, 9-13 Aug., 2004.
17. T. C. Edwards. M. B. Steer, Foundations of Interconnects and Microstrip Design. John Wiley & Sons. Inc. New York, 2000.
18. K. C. Gupta, R. Garg, I. Bahl, P. Bhartia, Microstrip lines and slotlines. Artech House, Inc. 1996.