|
Volumn 43, Issue 4, 2001, Pages 426-436
|
DC power-bus modeling and design with a mixed-potential integral-equation formulation and circuit extraction
a,b,c a,b a,d a,c
a
IEEE
(United States)
|
Author keywords
Circuit extraction; dc power bus design; Dielectric losses; Mixed potential integral equation formulation; Segmented power plane; Surface mount decoupling
|
Indexed keywords
DIRECT CURRENT (DC) POWER BUS DESIGN;
SEGMENTED POWER PLANE;
APPROXIMATION THEORY;
BUSBARS;
COMPUTER SIMULATION;
DIGITAL INTEGRATED CIRCUITS;
INTEGRAL EQUATIONS;
MATHEMATICAL MODELS;
MULTICHIP MODULES;
PERMITTIVITY;
PRINTED CIRCUIT BOARDS;
SUBSTRATES;
SURFACE MOUNT TECHNOLOGY;
INTEGRATED CIRCUIT LAYOUT;
|
EID: 0035519365
PISSN: 00189375
EISSN: None
Source Type: Journal
DOI: 10.1109/15.974622 Document Type: Article |
Times cited : (43)
|
References (22)
|