Programming transparency and portable hardware interfacing: Towards general-purpose reconfigurable computing

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2004, Pages 339-351

  Vuletić, Miljan ^a   Pozzi, Laura ^a   Ienne, Paolo ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CODES (SYMBOLS); COMPUTER HARDWARE; COMPUTER PROGRAMMING; COMPUTER SOFTWARE; OPTIMIZATION;

HARDWARE DESIGN; PORTABLE HARDWARE INTERFACING; RECONFIGURABLE COMPUTING; SOFTWARE CODES;

INTERFACES (COMPUTER);

EID: 11244281436     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. Altera Corporation. Altera Excalibur Devices, 2003. http://www.altera. com/literature/.
2. ARM. AMBA Specification, 1999. http://www.arm.com/.
3. D. E. Culler, J. P. Singh, and A. Gupta. Parallel Computer Architecture: A Hardware/software Approach. Morgan Kaufmann, San Mateo, Calif., 1999.
4. M. Dales. Managing a reconfigurable processor in a general purpose workstation environment. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Munich, Mar. 2003.
5. G. De Micheli, R. Ernst, and W. Wolf. Readings in hardware/software co-design. Kluwer Academic, Boston, Mass., 2002.
6. A. DeHon. The density advantage of configurable computing. Computer, pages 41-49, Apr. 2000.
7. S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao. The Chimaera reconfigurable functional unit. In Proceedings of the 5th IEEE Symposium on Field-Programmable Custom Computing Machines, pages 87-96, Napa Valley, Calif., Apr. 1997.
8. J. R. Hauser and J. Wawrzynek. Garp: A MIPS processor with a reconfigurable coprocessor. In Proceedings of the 5th IEEE Symposium on Field-Programmable Custom Computing Machines, pages 12-21, Napa Valley, Calif., Apr. 1997.
9. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Mateo, Calif., third edition, 2002.
10. D. Joseph and D. Grunwald. Prefetching using Markov predictors. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 252-63, June 1997.
11. D. E. Knuth. Fundamental Algorithms, volume 1 of The Art of Computer Programming. Addison-Wesley, Reading, Mass., 1968.
12. O. Mencer, M. Platzner, M. Morf, and M. J. Flynn. Object-oriented domain-specific compilers for programming FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VLSI-9(1):205-10, Feb. 2001.
13. B. Nichols. Pthreads Programming: A POSIX Standard for Better Multiprocessing. O'Reilly and Associates, Sebastopol, Calif., 1996.
14. A. Roth, A. Moshovos, and G. S. Sohi. Dependence based prefetching for linked data structures. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 115-26, San Jose, Calif., Oct. 1998.
15. L. Séméria, K. Sato, and G. De Micheli. Synthesis of hardware models in C with pointers and complex data structures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VLSI-9(6):743-56, Dec. 2001.
16. A. S. Tanenbaum. Modern operating systems. Prentice-Hall, Inc., Upper Saddle River, N.J., second edition, 2001.
17. N. Tredennick and B. Shimamoto. Microprocessor sunset. Microprocessor Report, 1 May 2004.
18. M. Vuletić, L. Pozzi, and P. Ienne. Dynamic prefetching in the virtual memory window of portable reconfigurable coprocessors. In Proceedings of the 14th International Conference on Field-Programmable Logic and Applications, Antwerp, Belgium, Aug. 2004. To appear.
19. M. Vuletić, L. Pozzi, and P. Ienne. Virtual memory window for a portable reconfigurable cryptography coprocessor. In Proceedings of the 12th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, Calif., Apr. 2004. To appear.
20. M. Vuletić, L. Pozzi, and P. Ienne. Virtual memory window for application-specific reconfigurable coprocessors. In Proceedings of the 41st Design Automation Conference, pages 948-53, San Diego, Calif., June 2004.
21. H. Walder and M. Platzner. Reconfigurable hardware operating systems: From design concepts to realizations. In Proceedings of the 3rd International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), Las Vegas, Nev., June 2003.
22. Xilinx Inc. Xilinx Virtex Proll Devices, 2003. http://www.xilinx.com/.
23. B.-S. Yang, S.-M. Moon, S. Park, J. Lee, S. Lee, J. Park, Y. C. Chung, S. Kim, K. Ebcioǧlu, and E. Altman. LaTTe: A Java VM Just-in-Time compiler with fast and efficient register allocation. In Proceedings of the 8th International Conference on Parallel Architecture and Compilation Techniques, Newport Beach, Calif., Oct. 1999.