메뉴 건너뛰기




Volumn , Issue , 2004, Pages 296-299

The MOLEN processor prototype

Author keywords

[No Author keywords available]

Indexed keywords

MPEG; PROTOTYPE; RECONFIGURABLE HARDWARE; RECONFIGURABLE PROCESSORS;

EID: 18644372662     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2004.55     Document Type: Conference Paper
Times cited : (25)

References (10)
  • 2
    • 85013607448 scopus 로고    scopus 로고
    • Napa C: Compiling for a hybrid RISC/FPGA architecture
    • M. Gokhale and J. Stone. Napa C: Compiling for a Hybrid RISC/FPGA Architecture. In Proc. IEEE Symp. on FCCM, pp. 126-135, 1998.
    • (1998) Proc. IEEE Symp. on FCCM , pp. 126-135
    • Gokhale, M.1    Stone, J.2
  • 4
    • 35248845643 scopus 로고    scopus 로고
    • Arbitrating Instructions in an ρμ-coded CCM
    • Springer-Verlag LNCS
    • G. Kuzmanov and S. Vassiliadis. Arbitrating Instructions in an ρμ-coded CCM. In Proc. 13th Intl. Conf. FPL'03, Springer-Verlag LNCS, vol. 2778, pp. 81-90, 2003.
    • (2003) Proc. 13th Intl. Conf. FPL'03 , vol.2778 , pp. 81-90
    • Kuzmanov, G.1    Vassiliadis, S.2
  • 5
    • 14244251751 scopus 로고    scopus 로고
    • Hardware/software design space exploration for a reconfigurable processor
    • A. L. Rosa, L. Lavagno, and C. Passerone. Hardware/Software Design Space Exploration for a Reconfigurable Processor. In Proc. DATE 2003, pp. 570-575, 2003.
    • (2003) Proc. DATE 2003 , pp. 570-575
    • Rosa, A.L.1    Lavagno, L.2    Passerone, C.3
  • 8
    • 84949189232 scopus 로고    scopus 로고
    • The MOLEN ρμ-coded processor
    • Springer-Verlag LNCS
    • S. Vassiliadis, S. Wong, and S. Cotofana. The MOLEN ρμ-Coded Processor. In 11th Intl. Conf. FPL'01, Springer-Verlag LNCS, vol. 2147, pp. 275-285, 2001.
    • (2001) 11th Intl. Conf. FPL'01 , vol.2147 , pp. 275-285
    • Vassiliadis, S.1    Wong, S.2    Cotofana, S.3
  • 10
    • 0033718671 scopus 로고    scopus 로고
    • A C compiler for a processor with a reconfigurable functional unit
    • A. Ye, N. Shenoy, and P. Banerjee. A C Compiler for a Processor with a Reconfigurable Functional Unit. In ACM/SIGDA Symp. on FPGAs, pp. 95-100, 2000.
    • (2000) ACM/SIGDA Symp. on FPGAs , pp. 95-100
    • Ye, A.1    Shenoy, N.2    Banerjee, P.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.