A 1.2V 15.6mW 81GHz 2:1 static CML frequency divider with a band-pass load in a 90nm SOI CMOS technology

Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC

Volumn , Issue , 2007, Pages 100-103

  Plouchart, Jean Olivier ^a   Kim, Daiek ^b   Kim, Jonghae ^b   Karam, Victor ^c   Plett, Calvin ^c   Cho, Choongyeun ^b   Trzcinski, Robert ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b IBM   (United States)

^c CARLETON UNIVERSITY   (Canada)

Author keywords

CML; CMOS; Frequency divider; Low power; SOI

Indexed keywords

ARSENIC COMPOUNDS; DIGITAL SIGNAL PROCESSING; ELECTRIC CONDUCTIVITY; FREQUENCY DIVIDING CIRCUITS; OPTICAL DESIGN; SEMICONDUCTOR MATERIALS;

BAND PASS; CML FREQUENCY; COMPOUND SEMICONDUCTOR (CS); MAXIMUM OPERATING FREQUENCY (FMAX); SILICON-ON-INSULATORS (SOI) CMOS; STATIC FREQUENCY DIVIDERS;

INTEGRATED CIRCUITS;

EID: 47349100262     PISSN: 15508781     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSICS07.2007.28     Document Type: Conference Paper

References (9)

1. Jean-Olivier Plouchart, Jonghae Kim, Hector Recoules, Noah Zamdmer, Yue Tan, Melanie Sherony, Asit Ray, and Lawrence Wagner "A 33 GHz 2:1 Static Frequency Divider in 0.12-μ m SOI CMOS Operable at 2.7mW," IEEE RFIC 2003 Dig., pp. 329 - 332, June 2003.
2. Jean-Olivier Plouchart, Jonghae Kim, Victor Karam, Robert Trzcinski, and Jeff Gross, "Performance Variations of a 66GHz Static CML Divider in a 90nm CMOS," IEEE ISSCC 2006 Dig., pp. 526-527, Feb. 2006.
3. Daihyun Lim, Jonghae Kim, Jean-Olivier Plouchart, Robert Trzcinski, and Duane Boning, "Performance Variability of a 90GHz CML Frequency Divider in a 65nm SOI CMOS," IEEE ISSCC 2007 Dig., pp. 542-543, Feb. 2007.
4. G. von Buren, C. Kromer, F. Ellinger, A. Huber, M. Schmatz, H. Jackel, "A Combined Dynamic and Static Frequency Divider for a 40GHz PLL in 80nm CMOS," IEEE ISSCC 2006 Dig., pp. 2462-2471, Feb. 2006.
5. Behzad Razavi, "Heterodyne Phase Locking: A Technique for High-Frequency Division," IEEE ISSCC 2007 Dig., pp. 428-429, Feb. 2007.
6. J.-O. Plouchart, "SOI 90-nm Ring Oscillator Sub-ps Model-Hardware Correlation and Parasitic-aware Optimization to 1.94-ps Switching Delay," 2005 International Electron Devices Meeting, Dec. 2005
7. J.-O. Plouchart, N. Zamdmer, J. Kim, R. Trzcinski, S. Narasimha, M. Khare, L.F. Wagner, S.L. Sweeney, S. Chaloux, "A 243-GHz Ft and 208-GHz Fmax, 90-nm SOI CMOS SoC Technology With Low-Power mmWave Digital and RF Circuit Capability," IEEE Transactions on Electron Devices, Volume 52, Issue 7, pp. 1370-1375, July 2005.
8. D. A. Hitko, et al. "A Low Power (45mW/Latch) Static 150 GHz CML Divider," IEEE CSICS 2004 Dig., pp. 167-170.
9. E. Laskin, S. T. Nicolson, P. Chevalier, A. Chantre, B. Sautreuil, S. P. Voinigescu, "Low-Power, Low-Phase Noise SiGe HBT Static Frequency Divider Topologies up to 100 GHz," IEEE BCTM 2006 Dig., pp. 526-527, Feb. 2006.