40 MHz IF 1 MHz bandwidth two-path bandpass ΣΔ modulator with 72 dB DR consuming 16 mW

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 7, 2008, Pages 1648-1656

  Galdi, Ivano ^a,b   Bonizzoni, Edoardo ^a,b   Malcovati, Piero ^a,b   Manganaro, Gabriele ^a,c   Maloberti, Franco ^a,b  

^a IEEE

^b UNIVERSITY OF PAVIA   (Italy)

^c NATIONAL SEMICONDUCTOR CORPORATION   (United States)

Author keywords

Analog digital conversion; CMOS integrated circuits; Sigma delta modulation

Indexed keywords

MODULATION;

BAND PASS; CROSS-COUPLED PATHS; SECOND ORDERS; SIGNAL BAND; TIME-INTERLEAVED;

MODULATORS;

EID: 46749123876     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.923728     Document Type: Conference Paper

References (14)

1. T. Salo, T. Hollman, S. Lindfors, and K. Halonen, "A dual-mode 80 MHz bandpass ΣΔ modulator for a GSM WCDMA if-receiver," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2002, pp. 218-219, 461.
2. F. Maloberti, "High-speed data converters for communication systems," IEEE Circuits Syst. Mag., vol. 1, no. 1, pp. 26-36, 2001.
3. T. N. Andersen, B. Hemes, A. Briskemyr, F. Telsto, J. Bjornsen, T. E. Bonnerud, and O. Moldsvor, "A cost-efficient high-speed 12-bit pipeline ADC in 0.18 μm digital CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1506-1513, Jul. 2005.
4. F. Ying and F. Maloberti, "A mirror image free two-path bandpass ΣΔ modulator with 72 dB SNR and 86 dB SFDR," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, vol. 1, pp. 84-85.
5. F. Maloberti, Data Converters. New York: Springer, 2007.
6. I. J. O'Connell and C. Lyden, "A high-pass switched capacitor ΣΔ modulator," in Proc. 9th Int. Conf. Electronics, Circuits and Systems, Sep. 2002, vol. 1, pp. 307-310.
7. K. Nagaraj, F. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Ren-ninger, "A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 312-320, Mar. 1997.
8. C. Sandner, M. Clara, A. Santner, T. Hartig, and F. Kuttner, "A 6-bit 1.2 GS/s low-power flash-ADC in 0.13-μm digital CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1499-1505, Jul. 2005.
9. V. Colonna, G. Gandolfi, F. Stefani, and A. Baschirotto, "A 10.7 MHz self-calibrated switched-capacitor-based multibit second-order bandpass ΣΔ modulator with on-chip switched buffer," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1341-1346, Aug. 2004.
10. I. Galdi, E. Bonizzoni, F. Maloberti, G. Manganaro, and P. Malcovati, "Two-path bandpass ΣΔ modulator with 40 MHz IF 72 dB DR at 1 MHz bandwidth consuming 16 mW," in Proc. ESSCIRC, 2007, pp. 248-251.
11. R. Yu and Y. P. Xu, "A 47.3 MHz SAW resonator based CMOS second-order bandpass sigma-delta modulator with 54 dB peak SNDR," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2005, pp. 203-206.
12. V. S. L. Cheung and H. C. Luong, "A 3.3-V 240-MS/s CMOS bandpass ΣΔ modulator using a fast-settling double-sampling SC filter," in Symp. VLSI Circuits Dig. Tech. Papers, 2004, pp. 84-87.
13. B. K. Thandri, J. S. Martinez, J. M. Rocha-Perez, and J. Wang, "A 92 MHz, 80 dB peak SNR SC bandpass ΣΔ modulator based on a high GBW OTA with no Miller capacitors in 0.35 μm CMOS technology," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2003, pp. 123-126.
14. V. S. L. Cheung, H. C. Loung, and W.-H. Ki, "A 1-V 10.7 MHz switched-opamp bandpass SD modulator using double-sampling finite-gain- compensation technique," IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 1215-1225, Oct. 2002.