-
1
-
-
0003573558
-
-
S.R. Norsworthy, R. Schreier and G.C. Ternes, Ed. IEEE Press
-
S.R. Norsworthy, R. Schreier and G.C. Ternes, Ed., Delta-Sigma Data Converters Theory, Design, and Simulation, IEEE Press, 1997.
-
(1997)
Delta-Sigma Data Converters Theory, Design, and Simulation
-
-
-
2
-
-
0030286542
-
Circuit techniques for reducing the effects of op-amp imperfections: Au-tozeroing, correlated double sampling, and chopper stabilization
-
Nov
-
C.C. Enz and G.C. Ternes, "Circuit techniques for reducing the effects of op-amp imperfections: au-tozeroing, correlated double sampling, and chopper stabilization," in Proceedings of the IEEE, Nov 1996, vol. 84.
-
(1996)
Proceedings of the IEEE
, vol.84
-
-
Enz, C.C.1
Ternes, G.C.2
-
4
-
-
0035008017
-
Design considerations for band-pass sigma delta modulators
-
The 2001 IEEE International Symposium on
-
P.K. Singh and F. Maloberti, "Design considerations for band-pass sigma delta modulators," in Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on, 2001, vol. 1, pp. 336-339.
-
(2001)
Circuits and Systems, 2001. ISCAS 2001
, vol.1
, pp. 336-339
-
-
Singh, P.K.1
Maloberti, F.2
-
5
-
-
0031332067
-
A two-path bandpass Σ-Δ modulator for digital IF extraction at 20MHz
-
Dec
-
Adrian K. Ong and Bruce A. Wooley, "A Two-Path Bandpass Σ - Δ Modulator for Digital IF Extraction at 20MHz," Solid-State Circuits, IEEE Journal of, vol. 32, pp. 1920-1934, Dec 1997.
-
(1997)
Solid-State Circuits, IEEE Journal Of
, vol.32
, pp. 1920-1934
-
-
Ong, A.K.1
Wooley, B.A.2
-
6
-
-
0027168178
-
Chopper-stabilized sigma-delta modulator
-
Ying-Hwi Chang, Chung-yu Wu and Tsai-Chung Yu, "Chopper-Stabilized Sigma-Delta Modulator," in Circuits and Systems, 1993. ISCAS '93. Proceedings of the 1993 IEEE International Symposium on, 1993, pp. 1286-1289.
-
(1993)
Circuits and Systems, 1993. ISCAS '93. Proceedings of the 1993 IEEE International Symposium On
, pp. 1286-1289
-
-
Chang, Y.-H.1
Wu, C.-Y.2
Yu, T.-C.3
-
8
-
-
0033149701
-
Effect of switch resistance on the SC integrator settling time
-
June
-
U. Chilakapari and T.S. Fiez, "Effect of Switch Resistance on the SC Integrator Settling Time," Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 46, pp. 810-816, June 1999.
-
(1999)
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions On
, vol.46
, pp. 810-816
-
-
Chilakapari, U.1
Fiez, T.S.2
-
9
-
-
0033358697
-
A 3.3-V, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications
-
July
-
Y. Geerts, A.M. Marques, M.S.J. Steyaert and W. Sansen, "A 3.3-V, Delta-Sigma ADC with a Signal Bandwidth of 1.1 MHz for ADSL Applications," Solid-State Circuits, IEEE Journal of, vol. 34, pp. 927-936, July 1999.
-
(1999)
Solid-State Circuits, IEEE Journal Of
, vol.34
, pp. 927-936
-
-
Geerts, Y.1
Marques, A.M.2
Steyaert, M.S.J.3
Sansen, W.4
|