Optimal useful clock skew scheduling in the presence of variations using robust ILP formulations

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 27-32

  Nawale, Vaibhav ^a   Chen, Thomas W ^b  

^a INTEL CORPORATION   (United States)

^b Veterinary Dentistry and Oral Surgery   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK FREQUENCIES; CLOCK PATHS; CLOCK SCHEDULING; CLOCK SKEW SCHEDULING; COMPUTER-AIDED DESIGN; INTEGER LINEAR PROGRAMMING (ILP); INTERNATIONAL CONFERENCES; MONTE CARLO SIMULATION (MCS); PERFORMANCE IMPROVEMENTS; SINGLE VARIABLE; SYSTEM PERFORMANCES; TIMING SLACK; YIELD PREDICTIONS;

COSMIC RAY DETECTORS; DESIGN; INTEGER PROGRAMMING; INTEGRATED CIRCUIT MANUFACTURE; LINEAR PROGRAMMING; LINEARIZATION; MICROPROCESSOR CHIPS; MONTE CARLO METHODS; TIME MEASUREMENT;

CLOCKS;

EID: 46149102947     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320101     Document Type: Conference Paper

References (15)

1. M. Bertsimas, D.Sim. Robust Discrete Optimization and Network Flows. Oper. Res. Center, MIT, Jan.
2. L.-F. Chao and H.-M. Sha. Retiming and clock skew for synchronous systems. ISCAS; pp 283-286, May 1994.
3. R. Deokar and S. Sapatnekar. A graph-theoretic approach to clock skew optimization. ISCAS; pp 407-410, 30 May - 2 June 1994.
4. J. P. Fishburn. Clock skew optimization. IEEE Trans. Comput.; pp 945-951, July 1990.
5. I. Kourtev and F. E.G. Clock skew scheduling for improved reliability via quadratic programming. ICCAD; pp 339-243, Nov 1999.
6. X. Liu, M. Papaefthymiou, and E. Friedman. Maximizing performance by retiming and clock skew scheduling . DAC; pp 231-236, 1999.
7. P. Mahoney, E. Fetzer, B. Doyle, and S. Naffziger. Clock Distribution on a Dual-Core Multi-Threaded Itanium-Family Processor . ISSCC Session 16, 2005.
8. S. Malik, E. Sentovich, R. Brayton, and A. Sangiovanni-Vincentelli. Retiming and resynthesis: optimizing sequential networks with combinational techniques. 1990., Proc. 23rd Annual Hawaii Int. Conf. ; pp 397-406, 2-5 Jan 1990 1997.
9. V. Mehrotra and D. Boning. Technology scaling impact of variation on clock skew and interconnect delay. Interconnect Tech. Conf., Proc. of IEEE, 4-6 June 2001.
10. J. Neves and E. Friedman. Optimal clock skew scheduling tolerant to process variations. DA C ; pp 623-628, 3-7 June 1996.
11. M. Saitoh, M. Azuma, and A. Takahashi. Clustering based fast clock scheduling for light clock-tree. DATE, Conf. ; pp 240-244, 13-16 March 2001.
12. K. e. a. Sakallah. Analysis and design of latch-controlled synchronous digital circuits . DAC; pp 322-333, March 1992.
13. R. Saleh, S. Z. Hussain, S. Rochel, and D. Overhauser. Clock skew in the presence of IR-drop in the power distribution network. IEEE Tran. on CAD of ISCAS, Jun 2000.
14. A. L. Soyster. Convex programming with set-inclusive constraints and applications to inexact linear programming. Oper. Res.; pp 1154-1157, 1973.
15. Y. Taur and D. Buchanan. CMOS scaling in nanometer regime. Proc. IEEE; pp 486-503, Apr 1997.