A stochastic approach to power grid analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 171-176

  Pant, Sanjay ^a   Blaauw, David ^a   Zolotov, Vladimir ^b   Sundareswaran, Savithri ^b   Panda, Rajendran ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b MOTOROLA INC   (United States)

Author keywords

IR drop; Ldi dt; Power supply networks

Indexed keywords

CALCULATIONS; ELECTRIC POTENTIAL; MICROPROCESSOR CHIPS; NETWORKS (CIRCUITS); PROBABILITY DISTRIBUTIONS; RANDOM PROCESSES; STATISTICAL METHODS; WAVEFORM ANALYSIS;

IR DROP; LDI\DT; POWER GRID ANALYSIS; VOLTAGE DROP;

ELECTRIC POWER SYSTEMS;

EID: 4444384281     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996616     Document Type: Conference Paper

References (12)

1. G. Steele, D. Overhauser, S. Rochel and Z, Hussain, "Full-chip verification methods for DSM power distribution systems," in Proc. DAC, pp. 744-749, 1998.
2. S. Taylor, "The challenge of designing global systems in UDSM CMOS," in Proc CICC, pp.429-435, 1999
3. A. Chandrakasan, W. J. Bowhill and F. Fox, Design of high performance microprocessor circuits, NY: IEEE Press, 2001.
4. S. R. Nassif and J. N. Kozhaya, "Fast power grid simulation," in Proc. DAC, pp. 156-161, 2000.
5. M. Zhao, R. V. Panda, S. S. Sapatnekar and D. Blaauw, "Hierarchical analysis of power distribution networks," in IEEE Trans. on CAD, pp. 159-168, 2002.
6. R. Panda, D. Blaauw, R. Chaudhry, V. Zolotov, B. Young and R. Ramaraju, "Model and analysis for combined package and on-chip power grid simulation," in Proc. ISLPED, pp. 179-184, 2000.
7. A. Dharchoudhury, R. Panda, D. Blaauw and R. Vaidyanathan, "Design and Analysis of Power Distribution Networks in PowerPC microprocessors," in Proc. DAC, 1998.
8. A. Krstic and K. Cheng, "Vector generation for maximum instantaneous current through supply lines for CMOS circuits," in Proc. DAC, pp. 383-388, 1997.
9. Y. M. Jiang, T. Young and K. Cheng, "VIP - an input pattern generator for identifying critical voltage drop for deep submicron designs," in Proc. ISLPED, pp. 156-161, 1999.
10. H. Kriplani, F. Najm, I. Hajj, "Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits," in IEEE Trans. on CAD, vol. 14. no. 8, pp. 998-1012, 1995.
11. G. Bai, S. Bobba and I.N. Hajj, "RC power bus maximum voltage drop in digital VLSI circuits," in Proc. ISQED, pp. 205-210, 2001.
12. George R. Cooper, Clare D. McGillem, Probabilistic Methods of Signal and System Analysis, Oxford Series, 1998.