A new ratio-independent A/D conversion technique for high-resolution pipeline A/D converters

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 1960-1963

  Lee, Byung Geun ^a   Yan, Shouli ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

A/D CONVERSION; ANALOG-TO-DIGITAL; CAPACITOR MISMATCH ERRORS; HIGH RESOLUTION; OFFSET VOLTAGE; PIPELINE A/D CONVERTER; POWER CONSUMPTION;

CAPACITANCE; PIPELINES;

CAPACITORS;

EID: 34548853838     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1464998     Document Type: Conference Paper

References (10)

1. B.-S. Song, M.F. Tompsett, and K.R. Lakshmikumar, "A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter", IEEE J. Solid-State Circuits, vol. 23, pp. 1324-1333, Dec. 1988.
2. P.W. Li, M.J. chin, P.R. Gray, and R. Castello, "A Ratio-Independent Algorithmic Analog-to-Digital Conversion Technique", IEEE J. Solid-State Circuits, vol. 19, pp. 828-836, December 1984.
3. U.-K. Moon and B.-S. Song, "Background Digital Calibration Techniques for Pipelined ADC's ", IEEE J. Solid-State Circuits, vol. 44, pp. 102-109, February. 1997.
4. D. Fu, K.C. Dyer, S.H. Lewis, and P.J. Hurst, "A Digital Background Calibration Technique for Time-Interleaved Analog-to-Digital Converters",IEEE J. Solid-State Circuits, vol. 33, pp. 1904-1911, December. 1998.
5. S.-Y. Chuang, and T.L. Sculley, "A Digitally Self-Calibrating 14-bit 10-MHz CMOS Pipelined A/D converter", IEEE J. Solid-State Circuits, vol. 37, pp. 674-683, December. 2002.
6. H.-S. Chen, B.-S. Song, and K. Bacrania, "A 14-bit 20-Msample/s CMOS pipelined ADC", IEEE J. Solid-State Circuits, vol. 36, pp. 997-1001, June. 2001.
7. Yun. Chiu, "Inherently Linear Capacitor Error-Averaging Technique for Pipeline A/D Conversion", IEEE Trans. Circuits Syst. II, vol. 47, pp. 229-232, March. 2000.
8. P.C. Yu, and H.-S. Lee, "A 2.5-V, 12-b, 5-MSample/s Pipelined CMOS ADC", IEEE J. Solid-State Circuits, vol. 31, pp. 1854-1861, December. 1996.
9. B.M. Min, P. Kim, F.W. Bowman, III, D.M. Boisvert, and A.J. Aude, "A 69mW 10-bit 80-MSample/s Pipelined CMOS ADC", IEEE J. Solid-State Circuits, vol. 38, pp. 2031-2039, December. 2003.
10. K. Bult and G.J.G.M. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain", IEEE J. Solid-State Circuits, vol. 25, pp. 1379-1384, December. 1990.