Low power and reliable interconnection with self-corrected green coding scheme for network-on-chip

Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008

Volumn , Issue , 2008, Pages 77-83

  Huang, Po Tsang ^a   Fang, Wei Li ^a   Wang, Yin Ling ^a   Hwang, Wei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY REDUCTION; NANOSCALE TECHNOLOGY; NETWORK-ON-CHIPS;

CMOS INTEGRATED CIRCUITS; DECODING; ELECTRIC POWER UTILIZATION; ERROR CORRECTION; MICROPROCESSOR CHIPS;

INTERCONNECTION NETWORKS;

EID: 44149125102     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2008.4492727     Document Type: Conference Paper

References (10)

1. L. Benini and G. De-Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Computer, vol. 35, pp. 70-78, Jan. 2002.
2. International Technology Roadmap for Semiconductors, http:// public.itrs.net, 2005 - 2007.
3. Po-Tsang Huang and Wei Hwang, "Low Power Encoding Schemes for Run-Time On-Chip Bus," IEEE Asia-Pacific Conference on Circuits and Systems, Vol. 2, pp. 1025-1028, Dec. 2004.
4. S.R. Sridhara, et al., "Coding for System-on-Chip Networks: A Unified Framwork,"IEEE Transactions on Very Large Scale Integration(VLSI) Systems, Vol. 13, No. 8, pp. 655-667, Jun. 2005.
5. S.R. Sridhara, et al., "Coding for Reliable On-Chip Buses: A Class of Fundamental Bounds and Practical Codes," IEEE Trans. on CAD of Integrated Circuits and Systems, Vol.26, pp. 977-582, May. 2007.
6. P.P. Panda et al., "Design of Low power & Reliable Netoworks on Chip through joint crosstalk avoidance and forward error correction coding," IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, pp. 466-476, Oct. 2006.
7. A. Ganguly et al., "Addressing Signal Integrity in Networks on Chip Interconnects through Crosstalk-Aware Double Error Correction Coding ," IEEE Symposium on computer society Annual, pp. 799-808, Mar. 2007.
8. K. Lee et al., "A 51mW 1.6GHz On-Chip Network for Low Power Heterogeneous SoC Platform," IEEE International Solid-State Circuits Conference, pp. 152-153, Feb. 2004.
9. Se-Joong Lee, Kangmin. Lee and Hoi-Jun Yoo, " Analysis and Implemenation of Practical, Cost-Effective Networks on Chips," IEEE Design & Test Computers, Vol. 22, pp. 422-433, 2005.
10. L.P. Chuang, et al., "A 5.2mW All-Digital Fast-Lock Self- Calibrated Multiphase DLL," to be published in International Symposium on Circuits and Systems, 2008.