Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs

Proceedings - 2006 IEEE International Conference on Field Programmable Technology, FPT 2006

Volumn , Issue , 2006, Pages 253-256

  Choy, Nathalie Chan King ^a   Wilton, Steven J E ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL METHODS; DIGITAL SIGNAL PROCESSORS; ENERGY DISSIPATION;

MULTIPLIER BLOCKS; POWER ESTIMATION;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 43749091973     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2006.270321     Document Type: Conference Paper

References (18)

1. C.T. Chow, L.S.M. Tsui, P.H.W. Leong, W. Luk, and S. Wilton, "Dynamic Voltage Scaling for Commerical FPGAs", in Proc. FPT 2005, pp. 173-180.
2. V. George, H. Zang, and J. Rabaey, The design of a low-energy FPGA, in Proc. ISLPED 1999, pp. 188-193.
3. Anderson, J., and Najm, F.N., Power-Aware Technology Mapping for LUT-Based FPGAs, in Proc. FPT 2002, pp. 211-218.
4. K. Roy, "Power-Dissipation Driven FPGA Place and Route Under Timing Constraints", in IEEE TCAS, vol. 46 no. 5, pp. 634-637, May 1999.
5. S. Hauck, M. Hosler, and T. Fry, "High-performance Carry Chains for FPGAs," in Proc. FPGA 1998, pp.223-233.
6. Altera, Stratix II Device Handbook, December 2005.
7. M. Beauchamp, S. Hauck, K. Underwood, and S. Hemmert, "Embedded Floating-Point Units in FPGAs," in Proc. FPGA2006, pp.12-20.
8. S.D. Haynes, A. Ferrari, and P.Y.K. Cheung, "Flexible Reconfigurable Multiplier Blocks Suitable for Enhancing the Architecture of FPGAs," in Proc. CICC 1999, pp. 191-194.
9. Betz, Vaughn, VPR and T-VPack User's Manual (Version 4.30), March 2000.
10. KXW, Poon and S.J.E Wilton, "A Detailed Power Model for Field-Programmable Gate Arrays" in ACM TODAES vol. 10 issue 2, pp.279-302, Apr. 2005.
11. F.N. Najm, "A Survey of Power Estimation Techniques in VLSI Circuits," IEEE VLSI, vol. 2, no. 4, pp. 446-455, 1994.
12. G. Yeap, Practical Low Power Digital VLSI Design, Kluwer Academic Publishers, 1998.
13. D. Marculescu, R. Marculescu, M. Pedram, "Information Theoretic Measures for Power Analysis," in IEEE TCAD, vol. 15 no. 6, pp. 599-610, Jun 1996.
14. P.E. Landman and J.M. Rabaey, "Architectural Power Analysis: The Dual Bit Type Method," in IEEE TVLSI. Vol. 3 No. 2, pp. 173-187, June 1995.
15. J. Lamoureux, S.J.E. Wilton, "Activity Estimation For Field Programmable Gate Arrays," To appear in FPL 2006.
16. A. Chatterjee and R.K. Roy, "Synthesis of Low Power Linear DSP Circuits Using Activity Metrics," in Proc. VLSI Design, 1994.
17. P. Jamieson and J. Rose, "A verilog RTL synthesis tool for heterogeneous FPGAs," in Proc. FPL 2005, pp.305-310.
18. E. Senn, J. Laurent, N. Julien, E. Martin, "SoftExplorer: Estimating and Optimizing the Power and Energy Consumption of a C Program for DSP Applications," to appear in EURASIP.