Power-aware technology mapping for LUT-based FPGAs

Proceedings - 2002 IEEE International Conference on FieId-Programmable Technology, FPT 2002

Volumn , Issue , 2002, Pages 211-218

  Anderson, J H ^a   Najm, F N ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; CONFORMAL MAPPING; MAPPING; POWER MANAGEMENT; POWER MANAGEMENT (TELECOMMUNICATION); RECONFIGURABLE HARDWARE;

CIRCUIT STRUCTURES; FPGA ROUTING; MAPPING ALGORITHMS; POWER CHARACTERISTIC; POWER-AWARE; SWITCHING ACTIVITIES; TECHNOLOGY MAPPING;

LOGIC CIRCUITS;

EID: 84962890444     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2002.1188684     Document Type: Conference Paper

References (18)

1. Virtex II Platform FPGA Data Sheet, Xilinx Inc., 2002, http://www.xilinx.com/apps/virtexapp.htm.
2. V. George and J. Rabaey, Low-Energy FPGAs: Architecture and Design, Kluwer Academic Publishers, Boston, 2001.
3. R.J Francis, J. Rose, Z. Vranesic, "Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs," ACM/IEEE Design Automation Conf., 1991, pp. 227-233.
4. J. Cong and Y. Ding, "FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs," IEEE Trans. on CAD, Vol. 13, No. 1, 1994, pp. 1-12.
5. J. Cong and Y. Ding, "On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping," IEEE Trans. on VLSI Systems, Vol. 2, No. 2, 1994, pp. 137-148.
6. L. Shang, A. Kaviani, K. Bathala, "Dynamic Power Consumption Virtex-II FPGA Family," ACM Int. Symp. on FPGAs, 2002, pp. 157-164.
7. G. Yeap, Practical Low Power Digital VLSI Design, Kluwer Academic Publishers, Boston, 1998.
8. A. H. Farrahi and J. Sarrafzadeh, "FPGA Technology Mapping for Power Minimization," Int. Workshop on Field-Programmable Logic and Applications, 1994, pp. 66-77.
9. H. Li, W-K. Mak and Srinivas Katkoori, "LUT-Based FPGA Technology Mapping for Power Minimization with Optimal Depth," IEEE Computer Society Workshop on VLSI. 2001, pp. 123-128.
10. Z-H. Hong Wang, E-C. Liu, J. Lai and T-C. Wang, "Power Minimization in LUT-Based FPGA Technology Mapping," ACM/IEEE Asia South Pacific Design Automation Conf., 2001, pp. 635-640.
11. M. Nemani and F. Najm, "Towards a High-Level Power Estimation Capability," IEEE Trans. on CAD, Vol. 15, No. 6, 1996, pp. 588-598.
12. J. Cong, C. Wu and E. Ding, "Cut Ranking and Pruning: Enabling A General And Efficient FPGA Mapping Solution," ACM Int. Symp. on FPGAs, 1999, pp. 29-35.
13. M. Schlag, J. Kong and P.K. Chan, "Routability-Driven Technology Mapping for Lookup Table-Based FPGAs," IEEE Trans. on CAD, Vol. 13, No. 1, 1994, pp. 13-26.
14. E.M. Sentovich et al., "SIS: A System for Sequential Circuit Synthesis," UC Berkeley, Memorandum No. UCB/ERL M92/41, Electronics Research Laboratory, May 1992.
15. K.C. Chen et al., "DAG-Map: Graph-Based FPGA Technology Mapping for Delay Optimization," IEEE Design and Test of Computers, September 1992, pp. 7-20.
16. V. Betz and J. Rose, "VPR: A New Packing, Placement and Routing Tool for FPGA Research," Int. Workshop on Field-Programmable Logic and Applications, 1997, pp. 213-222.
17. V. Betz, J. Rose and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Boston, 1999.
18. TSMC 0.18μm process, TSMC Corp., 2002, http://www.tsmc.com/english/technology/t0103-htm.