Automated synthesis of interleaved memory systems for custom computing machines

Proceedings - 24th EUROMICRO Conference, EURMIC 1998

Volumn 1, Issue , 1998, Pages 115-122

  Postula, Adam ^a   Chen, Song ^a   Jozwiak, Lech ^b   Abramson, David ^c  

^a UNIVERSITY OF QUEENSLAND   (Australia)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^c MONASH UNIVERSITY   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE; INTERCONNECTION NETWORKS (CIRCUIT SWITCHING);

ADDRESS GENERATION; ANALYSIS OF DATA; AUTOMATED SYNTHESIS; CUSTOM COMPUTING MACHINES; HARDWARE DESIGNERS; INTERLEAVED MEMORY; MEMORY SYNTHESIS; PARALLEL HARDWARE;

DIGITAL STORAGE;

EID: 33749938915     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1998.711785     Document Type: Conference Paper

References (23)

1. R.W. Hartenstein, Custom Computing Machines - an Overview, Free DMM'95-In't Symp. On Design Methodologies in Microelectronics, Smolenice Castle, Slovakia, Sepember 1995.
2. J.Amold et al., Splash2-FPGAs in a Custom Computing Machine, IEEE Computer Society Press, 1996.
3. J.E.Vuillemin, P. Bertin, D.Roncin, M.Shand, H.H. Touati and P.Boucard, "Programmable Active Memo-ries: Reconfigurable Systems Come of Age, IEEE Trans on VLSI Systems, Vol.4, Nol, March 1996, pp 56-68.
4. A.Postula, D.Abramson, Z.Fang, P.Logothetis, A Comparison of High Level Synthesis and Register Transfer Level Design Techniques for Custom Computing Machines, HICSS'98, Hawaii, January 1998.
5. Deb-A., "Multiskewing - A Novel Technique For Optimal Parallel Memory Access," IEEE Trans. Parallel-and-Distributed-Systems. Vol.7, No.6, June 1996, pp.595604.
6. Norton-A; Melton-E, "A class of Boolean linear transformations for conflict-free power-of-two stride access," Proceedings of the 1987 International Conference on Parallel Processing, 1987, pp.247-254.
7. De-Lei-Lee, "On access and alignment of data in a parallel processor," Information-Processing-Letters., Vol. 33,No.1;27 Oct. 1989; pp.11-14.
8. Sohi-G.S., "High-bandwidth interleaved memories for vector processors - a simulation study," IEEE-Trans.-on-Computers. Vol.42, No.l; Jan. 1993; pp.34-44.
9. Harper, D.T., Linebarger, D.A., "Conflict-Gree Vector Access Using a Dynamic Storage Scheme," IEEE Trans, on Computers, Vol. 40, No. 3, March 1991, pp. 276283.
10. Wijshoff-HAG; van-Leeuwen-J, "The Structare Of Periodic Storage Schemes For Parallel Memories," lEEE-Trans.-on-Computers. Vol.C-34, No.6; June 1985; pp.501-505.
11. F.Balasa , F.Cathoor and H.De Man , Dataflow-driven memory allocation for multi-dimensional signal processing systems, Proceedings of the IEEE International Conference on CAD, 1994, pp 31-34.
12. F.Balasa , F.Cathoor and H.De Man, Background Me-meory Area Estimation for Multi-dimensional Signal Processing Systems, IEEE Trans, on CAD, , Vol 14 , 1995.
13. Bakshi-S; Gajski-DD S. , "A Memory Selection Algorithm for High-Performance Pipelines", Proceedings EURO-DAC'95, 1995, pp. 124-129.
14. M.Aloqeely, C.Y.R.Chen, "A new Technique for Exploiting Regularity in Data Path Synthesis", Proc. of EURO-DAC-94, 1994, pp394-399.
15. A. Jantsch, P. Ellervee, J. Oberg, A. Hemani, H. Ten-hunen, "Hardware/Software Partitioning and Minimizing Memory Interface Traffic", Proc. of EURO-DAC-94, pp226-231, 1994.
16. L.Ramachandran, D.D. Gajski and V. Chaiyakul, "An Algorithm for Array Variable Clustering", Proceedings of European Design and Test Conference (EDAC), 1994.
17. D.Karchmer, and J.Rose, "Definition and Solution of the Memory Packing Problem," Proc. of ICCAD, pp. 53-58, Nov. 1994.
18. Herman Schmit and Donald E. Thomas, "Synthesis of Applications-Specific Memory Designs," IEEE Trans, on VLSI Systems, Vol. 5, No. 1, pp. 101-111, March, 1997.
19. Postula-A; Abramson-D; Logothetis-P, "The Design Of A Specialised Processor For The Simulation Of Sinter-ing,"Proceedings of the 22nd EUROMICRO Conference. 1995, pp.501-508.
20. S. Chen, A. Postula, Interleaved Memory Optimization with Periodic Storage Scheme Synthesis, Internal Report, Dept. of Computer Science and Electrical Engineering, The University of Queensland, Ausltralia, 1998.
21. S.Chen, A.Postula, A.Hemani, Interleaved Memory Optimization with Periodic Storage Scheme Synthesis, APCHDL'98, Korea, 1998.
22. G. De Micheli, Synthesis And Optimization Of Digital Circuits, McGraw-Hill, Inc., 1994.
23. The Programmable Logic Data Book, Xilinx, 1994, http://vww.xilinx.com.