Flexible core reallocation for virtex II structures

Proceedings of the 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'05

Volumn , Issue , 2005, Pages 189-195

  Krasteva, Yana E ^a   Jimeno, Ana B ^a   De La Torre, Eduardo ^a   Riesgo, Teresa ^a  

^a UNIVERSIDAD POLITÉCNICA DE MADRID   (Spain)

Author keywords

Core reallocation; Partial run time reconfiguration; Virtex ii

Indexed keywords

SOFTWARE PROTOTYPING;

COMPLEX CORES; CORE REALLOCATION; FLEXIBLE CORES; PARTIAL RUN-TIME RECONFIGURATION; PROTOTYPE IMPLEMENTATIONS; VIRTEX FPGAS; VIRTEX II;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 42649117134     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. Gerard J. M. Smit et al., "Dynamic Reconfiguration in Mobile Systems", Proc. of the 12th Field-Programmable Logic and Applications (FPL'02), Montpellier, France, ISBN 3-540-44108-5, pp. 171-181. Sept 2002.
2. Grant Wigley, David Kearney, "The Development of an Operating System for Reconfigurable Computing", Proc. of Design, Automation and Test in Europe (DATE'03), Munich, Germany, pp. 290-295, March 2003
3. Herbert Walder, Marko Platzner, "Reconfigurable Hardware Operating Systems: From Design Concepts to Realization", Proc. of Engineering of Reconfigurable Systems and Algorithms (ERSA'03), Las Vegas, Nevada, USA, June 2003.
4. J-Y. Mignolet, V. Noller, P. Coene, D. Verkest, S. Vernalde, R. Lauwereins, "Infrastructure for Design and Management of Relocatable Task in a Heterogeneous Reconfigurable System-on-Chip", Proc. of Design Automation and Test in Europe (DATE'03), Munich, Germany , pp.986 - 991, March 2003.
5. Edson L. Horta, et al., "Dynamic Hardware Plugins in an FPGA with Partial Run-Time Reconfiguration", Proc. of the 39th Design Automation Conference (DAC'02), New Orleans, Louisiana, USA, pp. 343-348, June 2002.
6. Davin Lim, Mike Peattie, "Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations", Xilinx, XAPP290 (vl.0), May 2002.
7. Ryan J., Scott J. Harper, Peter M. Athanas, "A versatile Framework for FPGAs Field Updates: An Application of Partial Self-Reconfiguration", Proc. of the 14th IEEE Intl. Workshop on Rapid System Prototyping (RSP'03), San Diego, CA, USA, pp. 117-123, June 2003.
8. Herbert Walder, Marko Platzner, "A Runtime Environment for Reconfigurable Hardware Operating System", Proc. of the 14th Field-Programmable Logic and Applications (FPL'04), Antwerp, Belgium, ISBN 3-540-22989-2, pp. 831-835, Sept 2004.
9. Michaell Ullmann, et al. "An FPGA Run-Time System for Dynamical On-Demand Reconfiguration", in Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS'04), Santa Fe, New Mexico, pp. 135-142, April 2004.
10. Edson L. Horta, John W. Lockwood, "Automated Method to Generate" Bitstream Intellectual Property Cores for Virtex FPGAs", in Proc. of the 14th Field-Programmable Logic and Applications" (FPL'04), Antwerp, Belgium, ISBN 3-540-22989-2, pp. 975-979, Sep 2004.
11. Jose Carlos Palma, et al. "Core comunication Interface for FPGAs", in Proc. of the 15th Symposium on Integrated Circuits and Systems Design (SBCCI'02), Porto Alegre, Brasil, pp. 183-188, September 2002
12. Matthias Dyer, Chirstian Plessl, Marko Platzner "Partially Reconfigurable Cores for Xilinx Virtex", in Proc. of Field-Programmable Logic and Applications" (FPL'02), Montpellier, France, ISBN 3-540-44108-5, pp 292-301, September 2002.
13. Philip James-Roxby, Steven A. Guccione: Automated Extraction of Run-Time Parameterisable Cores from Programmable Deice Configurations. Proc. of the 8th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'00), California, USA, pp. 153-161, April 2000
14. Anup Kumar Raghavam, Peter Suttom, "JPG - A Partial Bitstream Generation Tool to Support Partial Reconfiguration in Virtex FPGA", Proc. of Parallel and Distributed Processing Symposium (IPDPS'02), Florida, USA, pp. 155-160, April 2002.
15. "Virtex Series Configuration Architecture User Guide", Xilinx application notes, XAPP 151 vl.6, Xilinx inc. March 2003.
16. http://www.arl.wustl.edu/arl/projects/fpx/parbit/
17. Xilinx inc., online http:\\xilinx.com\products\jbits.
18. Brandom Blodget, Philip James-Roxby, Eric Keller, Scott McMillan, Prasanna Sundararajam, "A Self-reconfiguring Platform", Proc. of the 13th Field-Programmable Logic and Applications" (FPL'03), Lisbon, Portugal, ISBN 3-540-40822-3, pp. 565-574, Sep. 2003.
19. "Virtex II Platform User Guide", vl.7, Xilinx inc. February 2004.
20. http://projects.archetypon.com/enamorado/