-
1
-
-
0025450664
-
A monolithic CMOS 10 MHz DPLL for burst-mode data retiming
-
J. Sonntag and R. Leonowich, "A monolithic CMOS 10 MHz DPLL for burst-mode data retiming," in IEEE ISSCC Dig. Tech. Papers, 1990, pp. 194-195.
-
(1990)
IEEE ISSCC Dig. Tech. Papers
, pp. 194-195
-
-
Sonntag, J.1
Leonowich, R.2
-
2
-
-
0028757753
-
A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM
-
Dec
-
T. Lee, K. Donnelly, J. Ho, J. Zerbe, M. Johnson, and T. Ishikawa, "A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM," IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1491-1496, Dec. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, Issue.12
, pp. 1491-1496
-
-
Lee, T.1
Donnelly, K.2
Ho, J.3
Zerbe, J.4
Johnson, M.5
Ishikawa, T.6
-
3
-
-
0031276490
-
A semidigital dual delay-locked loop
-
Nov
-
S. Sidiropoulos and M. Horowitz, "A semidigital dual delay-locked loop," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1683-1692, Nov. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, Issue.11
, pp. 1683-1692
-
-
Sidiropoulos, S.1
Horowitz, M.2
-
4
-
-
0037630665
-
A 125 MHz 8b digital-to-phase converter
-
J. Chou, Y. Hsieh, and J. Wu, "A 125 MHz 8b digital-to-phase converter," in IEEE ISSCC Dig. Tech. Papers, 2003, pp. 436-505.
-
(2003)
IEEE ISSCC Dig. Tech. Papers
, pp. 436-505
-
-
Chou, J.1
Hsieh, Y.2
Wu, J.3
-
5
-
-
0032651134
-
Jitter and phase noise in ring oscillators
-
Jun
-
A. Hajimiri, S. Limotyrakis, and T. Lee, "Jitter and phase noise in ring oscillators," IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 790-804, Jun. 1999.
-
(1999)
IEEE J. Solid-State Circuits
, vol.34
, Issue.6
, pp. 790-804
-
-
Hajimiri, A.1
Limotyrakis, S.2
Lee, T.3
-
7
-
-
39749107407
-
A sub-picosecond resolution 0.5-1.5 GHz digital-to-phase converter
-
P. Hanumolu, V. Kratyuk, G. Wei, and U. Moon, "A sub-picosecond resolution 0.5-1.5 GHz digital-to-phase converter," in Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 92-93.
-
(2006)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 92-93
-
-
Hanumolu, P.1
Kratyuk, V.2
Wei, G.3
Moon, U.4
-
9
-
-
17044424988
-
8 GHz, 20 mW, fast locking, fractional-N frequency synthesizer with optimized 3rd order, 3/5-bit IIR and 3rd order 3-bit-FIR noise shapers in 90 nm CMOS
-
A. Ravi, R. Bishop, L. Carley, and K. Soumyanath, "8 GHz, 20 mW, fast locking, fractional-N frequency synthesizer with optimized 3rd order, 3/5-bit IIR and 3rd order 3-bit-FIR noise shapers in 90 nm CMOS," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2004, pp. 625-628.
-
(2004)
Proc. IEEE Custom Integrated Circuits Conf. (CICC)
, pp. 625-628
-
-
Ravi, A.1
Bishop, R.2
Carley, L.3
Soumyanath, K.4
-
10
-
-
0036772590
-
Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops
-
Oct
-
M. Mansuri, D. Liu, and C. Yang, "Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops," IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 138-452, Oct. 2002.
-
(2002)
IEEE J. Solid-State Circuits
, vol.37
, Issue.10
, pp. 138-452
-
-
Mansuri, M.1
Liu, D.2
Yang, C.3
-
11
-
-
0034248698
-
A low-noise fast-lock, phase-locked loop with adaptive bandwidth control
-
Aug
-
J. Lee and B. Kim, "A low-noise fast-lock, phase-locked loop with adaptive bandwidth control," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1137-1145, Aug. 2000.
-
(2000)
IEEE J. Solid-State Circuits
, vol.35
, Issue.8
, pp. 1137-1145
-
-
Lee, J.1
Kim, B.2
-
12
-
-
4744340842
-
Analysis of charge-pump phase-locked loops
-
Sep
-
P. Hanumolu, M. Brownlee, K. Mayaram, and U. Moon, "Analysis of charge-pump phase-locked loops," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 9, pp. 1665-1674, Sep. 2004.
-
(2004)
IEEE Trans. Circuits Syst. I, Reg. Papers
, vol.51
, Issue.9
, pp. 1665-1674
-
-
Hanumolu, P.1
Brownlee, M.2
Mayaram, K.3
Moon, U.4
-
13
-
-
0024611252
-
High speed CMOS circuit technique
-
Feb
-
J. Yuan and C Svensson, "High speed CMOS circuit technique," IEEE J. Solid-State Circuits, vol. 24, no. 1, pp. 62-70, Feb. 1989.
-
(1989)
IEEE J. Solid-State Circuits
, vol.24
, Issue.1
, pp. 62-70
-
-
Yuan, J.1
Svensson, C.2
-
14
-
-
0028583408
-
A CMOS 500 Mbps synchronous point to point link
-
S. Sidiropoulos, C. Yang, and M. Horowitz, "A CMOS 500 Mbps synchronous point to point link," in Symp. VLSI Circuits Dig. Tech. Papers, 1994, pp. 43-44.
-
(1994)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 43-44
-
-
Sidiropoulos, S.1
Yang, C.2
Horowitz, M.3
-
15
-
-
0033700308
-
Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers
-
S. Sidiropoulos, D. Liu, J. Kim, G. Wei, and M. Horowitz, "Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers," in Symp. VLSI Circuits Dig. Tech. Papers, 2000, pp. 124-127.
-
(2000)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 124-127
-
-
Sidiropoulos, S.1
Liu, D.2
Kim, J.3
Wei, G.4
Horowitz, M.5
-
16
-
-
4544255406
-
A 0.6-4.2 V low-power configurable PLL architecture for 6 GHz-300 MHz applications in a 90 nm CMOS process
-
P. Raha, "A 0.6-4.2 V low-power configurable PLL architecture for 6 GHz-300 MHz applications in a 90 nm CMOS process," in Symp. VLSI Circuits Dig. Tech. Papers, 2004, pp. 232-235.
-
(2004)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 232-235
-
-
Raha, P.1
-
17
-
-
0028385097
-
Design techniques for low-voltage high-speed digital bipolar circuits
-
Mar
-
B. Razavi, Y. Ota, and R. Swartz, "Design techniques for low-voltage high-speed digital bipolar circuits," IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 332-339, Mar. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, Issue.3
, pp. 332-339
-
-
Razavi, B.1
Ota, Y.2
Swartz, R.3
-
18
-
-
0031165398
-
Jitter in ring oscillators
-
Jun
-
J. McNeill, "Jitter in ring oscillators," IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 870-879, Jun. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, Issue.6
, pp. 870-879
-
-
McNeill, J.1
|