메뉴 건너뛰기




Volumn 147, Issue 2-3, 2008, Pages 239-244

A neural approach to study the scaling capability of the undoped Double-Gate and cylindrical Gate All Around MOSFETs

Author keywords

Artificial neural network; DG MOSFET; GAA MOSFET; Graphical abacus; Scaling capability; Subthreshold swing

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTROSTATICS; GATE DIELECTRICS; NEURAL NETWORKS; POISSON EQUATION;

EID: 38749111112     PISSN: 09215107     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mseb.2007.08.034     Document Type: Article
Times cited : (33)

References (14)
  • 1
    • 85166373793 scopus 로고    scopus 로고
    • The International Technology Roadmap for Semiconductor (2004), available from: (http://public.itrs.net).
    • The International Technology Roadmap for Semiconductor (2004), available from: (http://public.itrs.net).


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.