-
1
-
-
0026896303
-
Scaling the Si MOSFET: From bulk to SOI to bulk
-
July
-
R.-H. Yan, A. Ourmazd, and K. F. Lee, "Scaling the Si MOSFET: From bulk to SOI to bulk," IEEE Trans. Electron Devices, vol. 39, pp. 1704-1710, July 1992.
-
(1992)
IEEE Trans. Electron Devices
, vol.39
, pp. 1704-1710
-
-
Yan, R.-H.1
Ourmazd, A.2
Lee, K.F.3
-
2
-
-
0027847411
-
Scaling theory for double-gate SOI MOSFETs
-
Dec
-
K. Suzuki et al., "Scaling theory for double-gate SOI MOSFETs," IEEE Trans. Electron Devices, vol. 40, pp. 2326-2329, Dec. 1993.
-
(1993)
IEEE Trans. Electron Devices
, vol.40
, pp. 2326-2329
-
-
Suzuki, K.1
-
3
-
-
0032187666
-
Generalized scale length for two-dimensional effects in MOSFETs
-
Oct
-
D. J. Frank, Y. Taur, and H.-S. P. Wong, "Generalized scale length for two-dimensional effects in MOSFETs," IEEE Electron Device Lett., vol. 19, pp. 385-387, Oct. 1998.
-
(1998)
IEEE Electron Device Lett.
, vol.19
, pp. 385-387
-
-
Frank, D.J.1
Taur, Y.2
Wong, H.-S.P.3
-
4
-
-
0032314539
-
Evanescent-mode analysis of short-channel effects in fully depleted SOI and related MOSFETs
-
D. Monroe and J. M. Hergenrother, "Evanescent-mode analysis of short-channel effects in fully depleted SOI and related MOSFETs," in Proc. Int. IEEE SOI Conf., Oct. 1998, pp. 157-158.
-
(1998)
Proc. Int. IEEE SOI Conf., Oct.
, pp. 157-158
-
-
Monroe And, D.1
Hergenrother, J.M.2
-
5
-
-
0025486394
-
Two-dimensional analytic modeling of very thin SOI MOSFETs
-
Sept
-
J. C. S. Woo, K. W. Terrill, and P. K. Vasudev, "Two-dimensional analytic modeling of very thin SOI MOSFETs," IEEE Trans. Electron Devices, vol. 37, pp. 1999-2005, Sept. 1990.
-
(1990)
IEEE Trans. Electron Devices
, vol.37
, pp. 1999-2005
-
-
Woo, J.C.S.1
Terrill, K.W.2
Vasudev, P.K.3
-
6
-
-
0003703001
-
-
Ph.D. dissertation, Stanford Univ., Stanford, CA
-
T. N. Nguyen, "Small-geometry MOS transistors: Physics and modeling of surface- and buried-channel MOSFETs," Ph.D. dissertation, Stanford Univ., Stanford, CA, 1984.
-
(1984)
Small-geometry MOS Transistors: Physics and Modeling of Surface- and Buried-channel MOSFETs
-
-
Nguyen, T.N.1
-
7
-
-
34047164707
-
Three-dimensional characterization of bipolar transistors in a submicron BiCMOS technology using integrated process and device simulation
-
M. R. Pinto et al., "Three-dimensional characterization of bipolar transistors in a submicron BiCMOS technology using integrated process and device simulation," in IEDM Tech. Dig, 1992, pp. 923-926.
-
(1992)
IEDM Tech. Dig
, pp. 923-926
-
-
Pinto, M.R.1
-
8
-
-
0026122410
-
Impact of surrounding gate transistor (SGT) for ultra-high-density LSIs
-
Mar
-
H. Takato et al., "Impact of surrounding gate transistor (SGT) for ultra-high-density LSIs," IEEE Trans. Electron Devices, vol. 38, pp. 573-577, Mar. 1991.
-
(1991)
IEEE Trans. Electron Devices
, vol.38
, pp. 573-577
-
-
Takato, H.1
-
10
-
-
0031079417
-
Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFETs
-
Feb
-
C. P. Auth and J. D. Plummer, "Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFETs," IEEE Electron Device Lett., vol. 18, pp. 74-76, Feb. 1997.
-
(1997)
IEEE Electron Device Lett.
, vol.18
, pp. 74-76
-
-
Auth, C.P.1
Plummer, J.D.2
|