Partial bus-invert bus encoding schemes for low-power DSP systems considering inter-wire capacitance

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4148 LNCS, Issue , 2006, Pages 169-180

  Murgan, T ^a   Bacinschi, P B ^a   Garcia Ortiz A ^a   Glesner, M ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CORRELATION METHODS; GRAPHIC METHODS; SIGNAL ENCODING; STATISTICAL METHODS; TELECOMMUNICATION SYSTEMS;

DSP SYSTEMS; LOW-POWER CODES; NON-REDUNDANT CODE; TRANSITION ACTIVITY;

BUSBARS;

EID: 33750037318     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11847083_17     Document Type: Conference Paper

References (14)

1. L. Benini, A. Macii, E. Macii, M. Poncino, and R. Scarsi. Architectures and Synthesis Algorithms for Power-Efficient Bus Interfaces. IEEE Trans. on Computer-Aided Design (CAD) of Integrated Circuits and Systems, 19(9):969-980, September 2000.
2. A. García Ortiz, T. Murgan, L. D. Kabulepa, L. S. Indrusiak, and M. Glesner. High-Level Estimation of Power Consumption in Point-to-Point Interconnect Architectures. Journal of Integrated Circuits and Systems, 1(1):23-31, March 2004.
3. International Technology Roadmap for Semiconductors, 2005 Edition. Interconnect. http://www.itrs.net/, Jan. 2006.
4. P. E. Landman and J. M. Rabaey. Power Estimation for High-level Synthesis. In European Conf. on Design Automation with the European Event in ASIC Design, pages 22-25, Paris, France, Feb. 1993.
5. P. E. Landman and J. M. Rabaey. Architectural Power Analysis: The Dual Bit Type Model. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 3(2):173-187, June 1995.
6. C.-G. Lyuh, T. Kim, and K.-W. Kim. Coupling-Aware High-level Interconnect Synthesis for Low Power. In Intl. Conf. on Computer-Aided Design (ICCAD), pages 609-613, San Jose, California, Nov. 2002.
7. Nanoscale Integration and Modeling (NIMO) Group, Arizona State Univ. Predictive Technology Model. http://www.eas.asu.edu/ptm/, Dec. 2005.
8. S. Ramprasad, N. R. Shanbag, and I. N. Hajj. A Coding Framework for Low-Power Address and Data Busses. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 7(2):212-221, June 1999.
9. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj. Analytical Estimation of Signal Transition Activity from Word-Level Statistics. IEEE Trans. on Computer-Aided Design (CAD) of Integrated Circuits and Systems, 16(7):718-733, July 1997.
10. Y. Shin, S.-I. Chae, and K. Choi. Partial Bus-Invert Coding for Power Optimization of Application-Specific Systems. 9(2):377-383, April 2001.
11. P. P. Sotiriadis and A. P. Chandrakasan. Low Power Coding Techniques Considering Inter-Wire Capacitance. In Custom Integrated Circuits Conf., pages 507-510, Orlando, Florida, May 2000.
12. M. R. Stan and W. P. Burleson. Bus-Invert Coding for Low-Power I/O. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 3(1):49-58, March 1995.
13. M. R. Stan and W. P. Burleson. Low-Power Encodings for Global Communication in CMOS VLSI. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 5(4):444-455, December 1997.
14. Y. Zhang, J. Lach, K. Skadron, and M. R. Stan. Odd/Even Bus Invert with Two-Phase Transfer for Buses with Coupling. In Intl. Symp. on Low Power Electronics and Design (ISLPED), pages 80-83, Monterey, California, August 2002.