Cache coherency communication cost in a NoC-based MPSoC platform

Proceedings - SBCCI 2007: 20th Symposium on Integrated Circuits and System Design

Volumn , Issue , 2007, Pages 288-293

  Girão, Gustavo ^a   De Oliveira, Bruno Cruz ^a   Soares, Rodrigo ^b   Silva, Ivan Saraiva ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO NORTE   (Brazil)

^b UNIVERSITY OF SÃO PAULO   (Brazil)

Author keywords

Cache coherence; Directory; MPSoC; NoC

Indexed keywords

COMMUNICATION; COMPUTER SIMULATION; NETWORK PROTOCOLS; PROBLEM SOLVING;

CACHE COHERENCY COMMUNICATION; HETEROGENEOUS PLATFORMS;

BUFFER STORAGE;

EID: 37849019005     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1284480.1284558     Document Type: Conference Paper

References (16)

1. Petrot, F.; Greiner, A.; Gomez, P.; "On Cache Coherency and Memory Consistency Issues in NoC Based Shared Memory Multiprocessor SoC Architectures". In: Digital System Design: Architectures, Methods and Tools, 2006. DSD 2006. 9th EUROMICRO Conference on 30-01 Aug. 2006 Page(s):53 - 60.
2. ITRS, International technology roadmap for semiconductors update 2003, http://public.itrs.net
3. Suh, T.; Blough, D. M.; Lee, H. S. "Supporting Cache Coherence in Heterogeneous Multiprocessor Systems". In: Proc. of the Design, Automation and Test in Europe Conference and Exhibition (DATE'04). 2004.
4. Hwang, K. "Advanced Computer Architecture: Parallelism, Scalability, Programmability", McGraw-Hill, Inc. 1993.
5. Censier, L. M.; Feautrier, P. "A new solution to coherence problems in multicache systems." IEEE Trans. Computers, 20(12):1112-1118, Nov. 1978.
6. Lenoski, D. E.; Laudon, J.; Gharachorloo, K.; Weber, W-D.; Gupta, A.; Hennessy, J.; Horowitz, M.; Lam, M. "The Stanford dash multiprocessor" . IEEE Transactions on Computer, 25(3):63-79, Mar. 1992.
7. Benini, L. et al; "MPARM: Exploring the Multi-Processor SoC Design Space with SystemC". The Journal of VLSI Signal Processing, 41(2): 169 - 182, September 2005
8. Fummi, F. et al; "Native ISS-SystemC Integration for Co-Simulation of Multi-Processor SoC". Design, Automation and Test in Europe (DATE), Proceedings, 2004
9. Suh, T.; Blough, D. M.; Lee, H. H. S. "Supporting cache coherence in heterogeneous multiprocessor systems". Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings Volume 2, 16-20 Feb. 2004 Page(s):1150-1155 Vol.2
10. Forsell, M. "A scalable high-performance computing solution for network on chip". IEEE Micro, vol. 22, no. 5, pp. 46-55, Sep.-Oct. 2002.
11. Paulin, P.; Pilkington, C.; Bensoudane, E. Stepnp: "A system-level exploration platform for network processors". IEEE Design & Test of Computers, pages 17-26, Nov. 2002.
12. Salapura, V.; Georgiou, C. J.; Nair, I. "An efficient systemon- a-chip design methodology for networking applications". In Proc. of the Int'l Conf. on Compilers, Arch. and Synth. Of Embedded Sys., Washington, DC, Sept. 2004.
13. Kim, D.; Kim, M.; Sobelman, G.E. "DCOS: Cache Embedded Switch Architecture for Distributed Shared Memory Multiprocessor SoCs," Proceedings, IEEE International Symposium on Circuits and Systems, pp. 979-982, 2006.
14. Niar, S.; Metfali, S.; Dekeyser, J. L. "Power Consumption Awareness in Cache Memory Design with SystemC". International Conference on Microelectronics (ICM), 2004.
15. Soares, R.; Silva, I.S.; Azevedo, A. "When Reconfigurable Architecture Meets Network-on-Chip", 17th Symposium on Integrated Circuits and Systems Design, pp. 216 - 221, 2003.
16. Tanenbaum, A. S. "Structured Computer Organization", 4th edition; Prentice Hall, 1999-2000.