DCOS: Cache embedded switch architecture for distributed shared memory multiprocessor SoCs

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 979-982

  Kim, Daewook ^a   Kim, Manho ^a   Sobelman, Gerald E ^a  

^a University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; EMBEDDED SYSTEMS; INTERCONNECTION NETWORKS; PRODUCT DESIGN; SWITCHING;

DISTRIBUTED SHARED MEMORY; EXECUTION TIME; HOME NODE; MULTIPROCESSORS;

BUFFER STORAGE;

EID: 34547282777     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. M. D. Nava, P. Blouet, P. Teninge, M. Coppola, T. Ben-Ismail, S. Picchiottino, and R. Wilson, "An open platform for developing multiprocessor socs," Computer, vol. 38, no. 7, pp. 60-67, 2005.
2. L. Benine and G. D. Micheli, "Networks on chip: a new paradigm for systems on chip design," in Proc. of Design, Automation and Test in Europe Conf., jan 2002, pp. 418-419.
3. J. Hennessy and D. Patterson, "Computer architecture: A quantitative approach, chapter six," Aug 2003.
4. J. Ahn, K. Lee, and H. Kim, "Architectural issues in adopting distributed shared memory for distributed object management systems," in Proceedings of the Fifth IEEE Computer Society Workshop on Future Trends of Distributed Computing Systems, Aug 1995, pp. 294-300.
5. J. Hennessy, M. Heinrich, and A. Gupta, "Cache-coherent distributed shared memory: perspectives on its development and future challenges," in Proceedings of the IEEE, vol. 87, Mar 1999, pp. 418-429.
6. C. Kim, D. Burger, and S. W. Keckler, "An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches," in ASPLOS-X: Proceedings of the 10th international conference on Architectural support for programming languages and operating systems. ACM Press, 2002, pp. 211-222.
7. L. Censier and P. Feautrier, "A new solution to coherence problem in multicache systems," Computer, vol. 27, no. 12, pp. 1112-1118, 1978.
8. C. Hughes, V. Pai, P. Ranganathan, and S. Adve, "Rsim: simulating shared-memory multiprocessors with ilp processors," Computer, vol. 35, pp. 40-49, 2002.
9. S. Woo, M. Ohara, J. Torne, E.; Singh, and A. Gupta, "The splash-2 programs: characterization and methodological considerations," in Proceedings. 22nd Annual International Symposium on Computer Architecture, 1995, pp. 24-36.
10. D. Culler and J. Singh, "Parallel computer architecture: A hardware/software approach, chapter five."