On cache coherency and memory consistency issues in NoC based shared memory multiprocessor SoC architectures

Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006

Volumn , Issue , 2006, Pages 53-60

  Pétrot, Frédéric ^a   Greiner, Alain ^b   Gomez, Pascal ^b  

^a TIMA LABORATORY   (France)

^b UNIVERSITÉ PIERRE ET MARIE CURIE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; INTEGRATED CIRCUITS; MULTIPROCESSING SYSTEMS;

DESIGN CONSTRAINTS; MEMORY CONSISTENCY; SYSTEM ON CHIP (SOC) DESIGN; VIRTUAL MEMORY;

DATA STORAGE EQUIPMENT;

EID: 34250827032     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2006.73     Document Type: Conference Paper

References (22)

1. I. Augé, F. Pétrot, F. Donnet, and P. Gomez. Platformbased design from parallel C specifications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(12):1811-1826, Dec. 2005. www-asim.lip6.fr/recherche/disydent.
2. L. Benini and G. D. Micheli. Networks on chips: A new soc paradigm. IEEE Computer, 35(1):70-78, Jan. 2002.
3. L. M. Censier and P. Feautrier. A new solution to coherence problems in multicache systems. IEEE Trans. Comput., c-20(12):1112-1118, Nov. 1978.
4. K. Gharachorloo. Memory Consistency Models for Shared-Memory Multiprocessors. PhD thesis, Stanford University, Dec. 1995.
5. P. Guerrier and A. Greiner. Architecture for on-chip packet-switched interconnections. In Proc of Design Automation and Test in Europe, pages 250-256, Paris, France, Mar. 2000.
6. R. H. Halstead and T Fujita. Masa: A multithreaded processor architecture for parallel symbolic computing. In 15th Annual International Symposium on Computer Architecture, pages 254-263, May 1988.
7. J. L. Hennessy and D. A. Patterson. Computer architecture, a quantitative approach (third edition), chapter 1.6, Quantitative Principles of Computer Design, pages 42-45. Morgan Kaufmann Publisher, Inc, 2003.
8. M. Hill, S. Eggers, J. Larus, G. Taylor, G. Adams, B. Bose, G. Gibson, P. Hansen, J. Keller, S. Kong, C. Lee, D. Lee, J. Pendleton, S. Ritchie, D. Wood, B. Zorn, P. Hilfinger, D. Hodges, R. Katz, J. Ousterhout, and D. Patterson. Design decisions in spur: A vlsi multiprocessor workstation. IEEE Computer, 19(11), Nov. 1986.
9. D. Hommais, F. Pétrot, and I. Augé. A practical toolbox for system level communication synthesis. In 9th International Symposium on Hardware/Software Co-design, pages 48-53, Copenhagen, Dennemark, Apr. 2001.
10. F. Karim, A. Nguyen, S. Dey, and R. Rao. On-chip communication architecture for oc-768 network processors. In Proc. of the Design Automation Conf., pages 678-683, Las Vegas, NV, June 2001.
11. J. Leijten, J. van Meerbergen, A. Timmer, and J. Jess. Stream communication between real-time tasks in a high-performance multiprocessor. In Proc of the Design Automation and Test in Europe Conference, pages 125-131, Paris, France, Mar. 1998.
12. C. E. Leiserson. Fat-trees: Universal networks for hardware efficient supercomputing. IEEE Trans. on Comp., C-34(10):892-901, Oct. 1985.
13. D. Lenoski, J. Laudon, K. Gharachorloo, W.-D. Weber, A. Gupta, J. Hennessy, M. Horowitz, and M. Lam. The stanford dash multiprocessor. IEEE Trans. Comput., 25(3):63-79, Mar. 1992.
14. D. E. Lenoski and W.-D. Weber. Scalable Shared-Memory Multiprocessing. Morgan-Kaufmann Publisher, Inc., 1995.
15. Medea+ eda roamap 4th release, 2003.
16. Open Microprocessor systems Initiative. OMI 324: Pi-Bus, Apr.-May 1996.
17. P. Paulin, C. Pilkington, and E. Bensoudane. Stepnp: A system-level exploration platform for network processors. IEEE Design & Test of Computers, pages 17-26, Nov. 2002.
18. F Pétrot, P. Gomez, and D. Hommais. Lightweight implementation of the posix threads api for an on-chip mips multiprocessor with vci interconnect. In A. A. Jerraya, S. Yoo, D. Verkest, and N. Wehn, editors, Embedded Software for SoC, part 1, chapter 3, pages 25-38. Kluwer Academic Publisher, Nov. 2003.
19. V. Salapura, C. J. Georgiou, and I. Nair. An efficient system-on-a-chip design methodology for networking applications. In Proc. of the Int'l Conf. on Compilers, Arch. and Synth. of Embedded Sys., Washington, DC, Sept. 2004.
20. K. Toda, K. Nishida, Y. Uchibori, S. Sakai, and T. Shimada. Parallel multi-context architecture with high-speed synchronization mechanism. In 5th Parallel Processing Symposium, pages 336-343, Apr. 1991.
21. VSI Alliance, On-Chip Bus Development Working Group. Virtual Component Interface Standard, Mar. 2000.
22. F. Zandvelt. On caches for a (rt) multiprocessor environment. Unpublished, Apr. 1998. prepared for the VSI/OCB working group.