A digital-calibration technique for redundant radix-4 pipelined analog-to-digital converters

IEEE Transactions on Instrumentation and Measurement

Volumn 56, Issue 6, 2007, Pages 2301-2311

  Furuta, Masanori ^a   Kawahito, Shoji ^a   Miyazaki, Daisuke ^a  

^a SHIZUOKA UNIVERSITY   (Japan)

Author keywords

Analog digital conversion; Capacitor mismatch; Digital calibration; Error analysis; Error measurement; Measurement; Pipelined analog to digital converter (ADC)

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CALIBRATION; CAPACITORS; COMPUTER SIMULATION; INSTRUMENT ERRORS;

CAPACITOR MISMATCH; DIGITAL CALIBRATION; ERROR MEASUREMENT;

ERROR ANALYSIS;

EID: 37249026100     PISSN: 00189456     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIM.2007.904569     Document Type: Article

References (19)

1. D. Kelly, W. Yang, I. Mehr, M. Sayuk, and L. Singer, "A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 134-135.
2. L. Sumanen, M. Waltari, and K. A. I. Halonen, "A 10-bit 200-MS/s CMOS parallel pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1048-1055, Jul. 2001.
3. Y-I. Park, S. Karthikeyan, F. Tsay, and E. Bartolome, "A 10 b 100 MSample/s CMOS pipelined ADC with 1.8 V power supply," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 130-131.
4. D. W. Cline and P. R. Gray, "A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 μm CMOS," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 294-303, Mar. 1996.
5. Y-M. Lin, B. Kim, and P. R. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS," IEEE J. Solid-State Circuits vol. 26, no. 4, pp. 628-636, Mar. 1991.
6. M. de Wit, K.-S. Tan, and R. K. Hester, "A low-power 12-b analog-to-digital converter with on-chip precision trimming," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 455-461, Apr. 1993.
7. S.-Y Chuang and T. L. Sculley, "A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter," IEEE J. Solid-State Circuits vol. 37, no. 6, pp. 674-683, Jun. 2002.
8. I. E. Opris, L. D. Lewicki, and B. C. Wong, "A single-ended 12-bit 20 Msample/s self-calibrating pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1898-1903, Dec. 1998.
9. M. Furuta, S. Kawahito, and D. Miyazaki, "A digital calibration technique of capacitor mismatch for pipelined analog-to-digital converters," IEICE Trans. Electron., vol. E85-C, no. 8, pp. 1562-1568, Aug. 2002.
10. M. Furuta, S. Kawahito, and D. Miyazaki, "A digital calibration technique for pipelined analog-to-digital converters," in Proc. IEEE Int. Instrum. and Meas. Technol. Conf. Dig. Tech. Papers, May 2002, pp. 713-717.
11. S. H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 39, no. 8, pp. 516-523, Aug. 1992.
12. H. S. Lee, "A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC," IEEE J. Solid-State Circuits, vol. 29, no. 4, pp. 509-515, Apr. 1994.
13. S. H. Lewis and P. R. Gray, "A pipelined 5-Msample/s 9-bit analog-to-digital converter," IEEE J. Solid-State Circuits, vol. SSC-22, no. 6, pp. 954-961, Dec. 1987.
14. N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 3, pp. 261-271, Mar. 2001.
15. 2 ADC with 0.13 μm CMOS," in Proc. Symp. VLSI Circuit Dig. Tech. Papers, Jun. 2004, pp. 76-77.
16. A. Avizienis, "Signed-digit number representations for fast parallel arithmetic," IRE Trans. Electron. Comput., vol. EC-10, no. 3, pp. 389-400, Sep. 1961.
17. H. C. Liu, Z. M. Lee, and J. T. Wu, "A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1047-1056, May 2005.
18. E. Siragusa and I. Galton, "A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2126-2138, Dec. 2004.
19. K. Nair and R. Harjani, "A 96 dB SFDR 50 MS/s digitally enhanced CMOS pipeline A/D converter," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, vol. 39, pp. 456-457. No. 12.