A linear voltage regulator model for EMC analysis

IEEE Transactions on Power Electronics

Volumn 22, Issue 6, 2007, Pages 2282-2292

  Crovetti, Paolo S ^a   Fiori, Franco L ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

Electromagnetic compatibility (EMC); Electromagnetic emmissions (EME) filtering; Electromagnetic interference (EMI); Voltage regulator; Voltage regulators

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POWER DISTRIBUTION; ELECTRIC POWER SYSTEMS; ELECTROMAGNETIC COMPATIBILITY; MATHEMATICAL MODELS;

CIRCUIT POWER DISTRIBUTION NETWORKS; ELECTROMAGNETIC EMISSIONS FILTERING;

VOLTAGE REGULATORS;

EID: 36348988367     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2007.909295     Document Type: Article

References (23)

1. Q. K. Zhu, Power Distribution Network Design For VLSI. Hoboken, NJ: Wiley, 2004.
2. M. I. Montrose, EMC and the Printed Circuit Board: Design, Theory, and Layout Made Simple. New York/Piscataway: Wiley-IEEE Press, 1998.
3. T. H. Hubing, J. L. Drewniak, T. P. Van Doren, and D. M. Hockanson, "Power bus decoupling on multilayer printed circuit boards," IEEE Trans. Electromagn. Compat., vol. 37, no. 2, pp. 155-166, May. 1995.
4. K. Jingook, M. D. Rotaru, B. Seungyong, P. Jongbae, M. K. Iyer, and K. Joungho, "Analysis of noise coupling from a power distribution network to signal traces in high-speed multilayer printed circuit boards," IEEE Trans. EMC, vol. 48, no. 2, pp. 319-330, May 2006.
5. F. Fiori and F. Musolino, "Investigations on the correlation between ic-conducted emission and chip-level power supply current," IEEE Trans. Electromagn. Compat., vol. 47, no. 1, pp. 28-33, Feb. 2005.
6. H. H. Chen and J. S. Neely, "Interconnect and circuit modeling techniques for full-chip power supply noise analysis," IEEE Trans. Comp., Packag., Manuf. Technol. B, vol. 21, no. 3, pp. 209-215, Aug. 1998.
7. D. J. Herrell and B. Beker, "Modeling of power distribution systems for high-performance microprocessors," IEEE Trans. Adv. Packag., vol. 22, no. 3, pp. 240-248, Aug. 1999.
8. C. Jinwoo, M. S. Hwan, K. J. Ho, M. Swaminathan, W. Beyene, and Y. Xingchao, "Modeling and analysis of power distribution networks for gigabit applications," IEEE Trans. Mobile Comput., vol. 2, no. 4, pp. 299-313, Oct. 2003.
9. M. Nagata, T. Okumoto, and K. Taki, "A built-in technique for probing power supply and ground noise distribution within large-scale digital integrated circuits," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 813-819, Apr. 2005.
10. C. Jinseong, M. Swaminathan, D. Nhon, and R. Master, "Modeling of power supply noise in large chips using the circuit-based finite-difference time-domain method," IEEE Trans. Electromagn. Compat., vol. 47, no. 3, pp. 424-439, Aug. 2005.
11. K. T. Tang and E. G. Friedman, "Simultaneous switching noise in on-chip CMOS power distribution networks," IEEE Trans. Very Large Scale Integrat. Syst., vol. 10, no. 4, pp. 487-493, Aug. 2002.
12. S. Ben Dhia, M. Ramdani, and E. Sicard, Electromagnetic Compatibility of Integrated Circuits. Berlin, Germany: Springer, 2005.
13. B. Vrignon, S. D. Bendhia, E. Lamoureux, and E. Sicard, "Characterization and modeling of parasitic emission in deep submicron CMOS," IEEE Trans. Electromagn. Compat., vol. 47, no. 2, pp. 382-387, May 2005.
14. R. Perdriau, M. Ramdani, J.-L. Levant, and A.-M. Trullemans, "EMC evaluation in integrated circuits using VHDL-AMS," in Proc. 2004 IEEE Int. Symp. Ind. Electron., Ajaccio, France, May 4-7, 2004, vol. 1, pp. 193-198.
15. F. Fiori and P. S. Crovetti, "EME filtering effect in a microcontroller power distribution network," in Proc. 2006 Europ. Int. Symp. EMC EMCEUROPE'06, Barcelona, Spain, Sep. 4-8, 2006, pp. 888-893.
16. F. Fiori, "EMI-induced failures in PWM controllers for SMPS," in Proc. EMC Eur. 2004, Eindhoven, The Netherlands, Sep. 6-10, 2004.
17. V. Gupta, G. A. Rincon-Mora, and P. Raha, "Analysis and design of monolithic, high PSR, linear regulators for soc applications," in Proc. IEEE Int. SoC Conf. 2004, Santa Clara, CA, Sep. 12-15, 2004, pp. 311-315.
18. R. Gharpurey and R. G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 344-353, Mar. 1996.
19. M. A. Mendez, D. Mateo, A. Rubio, and J. L. Gonzalez, "Analytical and experimental verification of substrate noise spectrum for mixed-signal ics," IEEE Trans Circuits Syst I, vol. 53, no. 8, pp. 1803-1815, Aug. 2006.
20. M. van Heijningen, M. Badaroglu, S. Donnay, G. G. E. Gielen, and H. J. De Man, "Substrate noise generation in complex digital systems: Efficient modeling and simulation methodology and experimental verification," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1065-1072, Aug. 2002.
21. M. van Heijningen, M. Badaroglu, S. Donnay, G. G. E. Gielen, and H. J. De Man, IEC 62132 Integrated Circuits - Measurements of Electromagnetic Immunity, Part 4: Direct RF Power Injection Method.
22. M. van Heijningen, M. Badaroglu, S. Donnay, G. G. E. Gielen, and H. J. De Man, Mitsubishi Integrated Circuit Packages - IC Packages Electrical Characteristic Mar. 1998.
23. M. van Heijningen, M. Badaroglu, S. Donnay, G. G. E. Gielen, and H. J. De Man, IEC 61967-4 Measurement of Conducted Emission Methods.