Transparent control independence (TCI)

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2007, Pages 448-459

  Al Zawawi, Ahmed S ^a   Reddy, Vimal K ^a   Rotenberg, Eric ^a   Akkary, Haitham H ^b  

^a North Carolina State University   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Branch prediction; Checkpoints; Control independence; Selective re execution; Selective recovery; Speculation

Indexed keywords

BRANCH PREDICTION; CHECKPOINTS; DATA DEPENDENCIES; SELECTIVE RECOVERY; TRANSPARENT CONTROL INDEPENDENCE (TCI);

BENCHMARKING; COMPUTER SYSTEMS PROGRAMMING; PIPELINE PROCESSING SYSTEMS; PROGRAM PROCESSORS;

COMPUTER ARCHITECTURE;

EID: 35348872507     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1250662.1250717     Document Type: Conference Paper

References (27)

1. P. Ahuja, K. Skadron, M. Martonosi, D. Clark. Multipath Execution: Opportunities and Limits. ICS, 1998.
2. H. Akkary and M. Driscoll. A Dynamic Multithreading Processor. MICRO-31, 1998.
3. H. Akkary, R. Rajwar, and S. Srinivasan. Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors. MICRO-36, 2003.
4. D. Burger, T. Austin, S. Bennett. Evaluating Future Microprocessors: The Simplescalar Toolset. July 1996.
5. C.-Y. Cher,T. Vijaykumar. Skipper: A Microarchitecture for Exploiting Control-flow Independence. MICRO-34, 2001.
6. Y. Chou et al. Reducing Branch Misprediction Penalties via Dynamic Control Independence Detection. ICS, 1999.
7. G. Chrysos and J. Emer. Memory Dependence Prediction Using Store Sets. ISCA-25, 1998.
8. J. D. Collins et al. Control Flow Optimizations Via Dynamic Reconvergence Prediction. MICRO-37, 2004.
9. A. Cristal, D. Ortega, J. Llosa, and M. Valero. Out-of-Order Commit Processors. HPCA-10, 2004.
10. A. Gandhi et al. Reducing Branch Misprediction Penalty via Selective Branch Recovery. HPCA-10, 2004.
11. T. Heil and J. Smith. Selective Dual Path Execution. Tech. Report, ECE Department, UW-Madison, 1996.
12. W.-M. Hwu and Y. N. Patt. Checkpoint repair for out-of-order execution machines. IEEE Transactions on Computers, 36(12):1496-1514, Dec. 1987.
13. D. A. Jimenez and C. Lin. Dynamic Branch Prediction with Perceptrons. HPCA-7, 2001.
14. A. Klauser, A. Paithankar, D. Grunwald. Selective Eager Execution on the Polypath Architecture. ISCA-25, 1998.
15. A. Klauser et al. Dynamic Hammock Predication for Non-predicated Instruction Set Architectures. PACT, 1998.
16. A. R. Lebeck et al. A Large, Fast Instruction Window for Tolerating Cache Misses. ISCA-29, 2002.
17. S. Mahlke et al. A Comparison of Full and Partial Predicated Execution Support for ILP Processors. ISCA-22, 1995.
18. M. Moudgill et al. Register Renaming and Dynamic Speculation: an Alternative Approach. MICRO-26, 1993.
19. E. Rotenberg, Q. Jacobson, J. Smith. A Study of Control Independence in Superscalar Processors. HPCA-5, 1999.
20. E. Rotenberg and J. Smith. Control Independence in Trace Processors. MICROS 2, 1999.
21. A. Sodani and G. S. Sohi. Dynamic Instruction Reuse. ISCA-24, 1997.
22. G. S. Sohi, S. Breach, and T. N. Vijaykumar. Multiscalar Processors. ISCA-22, 1995.
23. S. T. Srinivasan et al. Continual Flow Pipelines. ASPLOS-XI, 2004.
24. S. R. Sarangi, W. Liu, J. Torrellas, and Y. Zhou. Reslice: Selective Re-execution of Long-Retired Misspeculated Instructions Using Forward Slicing. MICRO-38, 2005.
25. S. Wallace, B. Calder, and D. Tullsen. Threaded Multiple Path Execution. ISCA-25, 1998.
26. S. Wallace, D. Tullsen, B. Calder. Instruction Recycling on a Multiple-Path Processor. HPCA, 1999
27. T. Sherwood et al. Automatically Characterizing Large Scale Program Behavior. ASPLOS-X, 2002.