Dynamic hammock predication for non-predicated instruction set architectures

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 1998, Pages 278-285

  Klauser, Artur ^a   Austin, Todd ^b   Grunwald, Dirk ^a   Calder, Brad ^c  

^a University of Colorado at Boulder   (United States)

^b INTEL CORPORATION   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE; PARALLEL ARCHITECTURES;

BRANCH PREDICTION; CONDITIONAL BRANCH; INSTRUCTION SET; INSTRUCTION SET ARCHITECTURE; MULTI-PATH EXECUTION; NUMBER OF BRANCHES; PREDICATED EXECUTION; PROGRAM EXECUTION;

MEMORY ARCHITECTURE;

EID: 0007993303     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.1998.727261     Document Type: Conference Paper

References (24)

1. D. P. Bhandarkar. Alpha Implementation and Architecture. Digital Press, 1996.
2. D. Burger, T. M. Austin, and S. Bennett. Evaluating Future Microprocessors: The SimpleScalar Tools Set. Technical Report TR#1308, University of Wisconsin, July 1996.
3. P.-Y. Chang, E. Hao, Y. Patt, and P. Chang. Using Predicated Execution to Improve the Performance of a Dynamically Scheduled Machine with Speculative Execution. In Intl. Conf. on Parallel Arch. and Compilation Techniques, Limassol, Cyprus, June 1995.
4. D. Draper et al. Circuit Techniques in a 266-MHz MMX-Enabled Processor. IEEE Journal of Solid-State Circuits, 32(11), Nov. 1997.
5. J. Dean, J. E. Hicks, C. A. Waldspurger, W. E. Weihl, and G. Chrysos. ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors. In 30th Annual Intl. Symp. on Microarchitecture, Dec. 1997.
6. K. Farkas, P. Chow, N. Jouppi, and Z. Vranesic. Memory-System Design Considerations for Dynamically-Scheduled Processors. In 24th Annual Intl. Symp. on Comp. Architecture, June 1997.
7. J. Ferrante, K. Ottenstein, and J. Warren. The Program Dependence Graph and Its Use in Optimization. ACM Transactions on Programming Languages and Systems, 9(3):319-349, July 1987.
8. D. Grunwald, A. Klauser, S. Manne, and A. Pleszkun. Confidence Estimation for Speculation Control. In 25th Intl. Symp. on Computer Architecture, Barcelona, Spain, June 1998.
9. T. Heil and J. Smith. Selective Dual Path Execution, Nov. 1996. University of Wisconsin-Madison, http://www.ece.wisc.edu/ jes/papers/isca.sdpe.ps.
10. E. Jacobsen, E. Rotenberg, and J. E. Smith. Assigning Confidence to Conditional Branch Predictions. In 29th Annual Intl. Symp. on Microarchitecture, pages 142-152, Paris, France, Dec. 1996.
11. G. Kane. PA-RISC 2.0 architecture. Prentice Hall PTR, 1996.
12. A. Klauser, A. Paithankar, and D. Grunwald. Selective Eager Execution on the PolyPath Architecture. In 25th Intl. Symp. on Computer Architecture, Barcelona, Spain, June 1998.
13. S. A. Mahlke, R. E. Hank, R. A. Bringmann, J. C. Gyllenhaal, D. M. Gallagher, and W. mei W. Hwu. Characterizing the Impact of Predicated Execution on Branch Prediction. In 27th Annual Intl. Symp. on Microarchitecture, San Jose, CA, Dec. 1994.
14. S. A. Mahlke, R. E. Hank, J. E. McCormick, D. I. August, and W. W. Hwu. A Comparison of Full and Partial Predicated Execution Support for ILP Processors. In 22nd Intl. Symp. on Computer Architecture, pages 138-149, June 1995.
15. S. A. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, and R. A. Bringmann. Effective Compiler Support for Predicated Execution Using the Hyperblock. In 25th Intl. Conf. on Microarchitecture, pages 45-54, Dec. 1992.
16. D. N. Pnevmatikatos and G. S. Sohi. Guarded Execution and Branch Prediction in Dynamic ILP Processors. In 21st Intl. Symp. on Computer Architecture, pages 120-129, June 1994.
17. B. R. Rau. Dynamically scheduled VLIW processors. In 26th Annual Intl. Symp. on Microarchitecture, Austin, Texas, Dec. 1993.
18. R. Rau, D. Yen, W. Yen, and R. Towle. The Cydra 5 Departmental Supercomputer. IEEE Computer, 22(1):12-35, Jan. 1989.
19. E. Sprangle, R. Chappell, M. Alsup, and Y. Patt. The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference. In 24th Annual Intl. Symp. on Comp. Architecture, pages 284-291, May 1997.
20. E. Sprangle and Y. Patt. Facilitating Superscalar Processing via a Combined Static/Dynamic Register Renaming Scheme. In 27th Annual Intl. Symp. on Microarchitecture, San Jose, CA, Dec. 1994.
21. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In 23nd Annual Intl. Symp. on Comp. Architecture, May 1996.
22. G. Tyson, K. Lick, and M. Farrens. Limited Dual Path Execution. CSE-TR 346-97, University of Michigan, 1997.
23. G. S. Tyson. The Effects of Predicated Execution on Branch Prediction. In 27th Annual Intl. Symp. on Microarchitecture, pages 196-206, San Jose, CA, Dec. 1994.
24. A. K. Uht, V. Sindagi, and K. Hall. Disjoint Eager Execution: An Optimal Form of Speculative Execution. In 28th Intl. Conf. on Microarchitecture, pages 313-325, Dec. 1995.