Matrix scheduler reloaded

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2007, Pages 335-346

  Sassone, Peter G ^a   Rupley II, Jeff ^a   Brekelbaum, Edward ^a   Loh, Gabriel H ^b   Black, Bryan ^a  

^a INTEL RESEARCH   (United States)

^b Georgia Institute of Technology   (United States)

Author keywords

Matrix; Microarchitecture; Picker; Scheduler; Wakeup

Indexed keywords

COMPUTING RESOURCES; MICROARCHITECTURE; MULTIPROCESSORS; SCHEDULERS;

BUFFER STORAGE; COMPUTER HARDWARE; MATRIX ALGEBRA; SCHEDULING;

MULTIPROCESSING SYSTEMS;

EID: 35348839559     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1250662.1250704     Document Type: Conference Paper

References (31)

1. AMD software optimization guide for AMD64 processors, pub 25112, rev 3.06, www.amd.com.
2. E. Botch, E. Tune, E. Manne, S. Emer, Loose loops sink chips, in Proceedings of HPCAS, Feb. 2002.
3. A. Bracy, A. Prahlad, P. Roth, Dataflow mini-graphs: Amplifying superscalar capacity and bandwidth, in Proceedings of MICRO-37, 2005.
4. E. Brekelbaum, J. Rupley, C. Wilkerson, B. Black, Hierarchal scheduling windows, in Proceedings of MICRO-35, 2002.
5. M. Brown, J. Stark, Y. Patt, Select-free instruction scheduling logic, in Proceedings of MICRO-34, 2001.
6. M. Butler, Y. Patt, An investigation, of the performance of various dynamic scheduling techniques, in Proceedings of MICRO-25, 1992.
7. D. Ernst, T. Austin, Efficient dynamic scheduling through tag elimination, in Proceedings of ISCA-29, 2002.
8. D. Ernst, A. Hamel, T. Austin, Cyclone: a broadcast free dynamic instruction scheduler with selective replay, in Proceedings of ISCA-30, 2003.
9. J. Farrell, T. Fischer, Issue logic for a 600-Mhz out-of-order execution microprocessor, in IEEE Journal of Solid State Circuits, Vol. 33, No. 5, May 1998.
10. B. Fields, S. Rubin, R. Bodik, Focusing processor policies via critical-path prediction, in Proceedings of ISCA-28, 2001.
11. B. Fields, R. Bodik, M. Hill, Slack: maximizing performance under technological constraints, in Proceedings of ISCA-29, 2002.
12. A. Fog, The microarchitecture of Intel and AMD CPUs, www.agner.org/ optimize/microarchitecture.pdf, Aug 13 2006.
13. A. Gonzales, M. Valero, Virtual Physical Registers, in Proceedings of HPCA-4, 1998.
14. M. Goshima, K. Nishino, Y. Nakashima, S. Mori, S. Tomita, A high-speed dynamic instruction scheduling scheme for superscalar processors, in Proceedings of MICRO-34, Dec 2001.
15. G. Hamerly, E. Perelman, J. Lau, B. Calder, SimPoint 3.0: faster and more flexible program analysis, Journal of Instruction Level Parallelism, Sep 2005.
16. I. Kim, M. Lipasti, Half-price architecture, in Proceedings of ISCA-30, 2003.
17. K. Krewell, Intel Looks to Core for Success, in Microprocessor Report, Mar 27 2006.
18. A. Lebeck, J. Koppanalil, T. Li, J. Patwardhan, E. Rotenberg, A large, fast instruction window for tolerating cache misses, in Proceedings of ISCA-29, 2002.
19. D. Leibholz, R. Razdan, The Alpha 21264: a 500MHz out-of-order execution. microprocessor, in Proceedings of IEEE Compcon, 1997.
20. E. Marques, C. Kirner, Design of the matching unit of a massively parallel dataflow computing system, in Proceedings of IEEE Conference on Massively Parallel Computing Systems, May 1994.
21. P. Michaud, A. Seznec, Data-flow prescheduling for large instruction windows in out-of-order processors, in Proceedings of HPCA -7, 2001.
22. S. Palacharla, N. Jouppi, J. Smith, Complexity-effective superscalar processors, in Proceedings of ISCA-24, 1997.
23. J. Parcerisa, J. Sahuquillo, A. Gonzlez, J. Duato, On-chip interconnects and instruction steering schemes for clustered microarchitectures, /EEE Transactions on Parallel and Distributed Systems, Vol. 16, No. 2, Feb 2005.
24. P. Sassone, D. Wills, Dynamic strands: collapsing speculative dependence chains for reducing pipeline communication, in Proceedings of MICRO-37, 2005.
25. P. Sassone, D. Wills, G. Loh, Static strands: safely collapsing dependence chains for increasing embedded power efficiency, in Proceedings of the ACM Conference on Languages, Compilers, and Tools for Embedded Systems, 2005.
26. J. Shen, M. Lipasti, Modern Processor Design, McGraw Hill, 2003.
27. B. Sinharoy, R. Kalla, J. Tendler, R. Eickemeyer, J. Joyner, "POWERS system microarchitecture," IBM Journal of Research and Development, Vol 49, No. 4/5, July 2005.
28. J. Smith, A. Pleszkun, Implementing precise Interrupts in pipelined processors, Proceedings of Computer Architecture, 1985.
29. S. Srinivasan, R. Rajwar, H. Akkary, A. Gandhi, M. Upton, Continual flow pipelines, in Proceedings of ASPLOS-11, Oct 2004.
30. J. Stark, M. Brown, Y. Patt, On pipelining dynamic instruction scheduling logic, in Proceedings of MICRO-33, 2000.
31. E. Tune, D. Liang, D. Tullsen, B. Calder, Dynamic prediction, of critical path instructions, in Proceedings of HPCA-7, 2001.