In-house development of scheduling decision support systems: Case study for scheduling semiconductor device test operations

International Journal of Production Research

Volumn 45, Issue 21, 2007, Pages 5075-5093

  Freed, T ^a   Doerr, K H ^b   Chang, T ^c  

^a CALIFORNIA POLYTECHNIC STATE UNIVERSITY   (United States)

^b NAVAL POSTGRADUATE SCHOOL   (United States)

^c XILINX INC   (United States)

Author keywords

Decision support systems; Make or buy; Organisational learning; Scheduling; Semiconductor manufacturing

Indexed keywords

INFORMATION SERVICES; INFORMATION SYSTEMS; RESOURCE ALLOCATION; SCHEDULING; SEMICONDUCTOR DEVICE MANUFACTURE;

CUSTOMER SERVICE; MAKE-OR-BUY; ORGANISATIONAL LEARNING;

DECISION SUPPORT SYSTEMS;

EID: 34848842797     PISSN: 00207543     EISSN: 1366588X     Source Type: Journal    
DOI: 10.1080/00207540600818351     Document Type: Article

References (40)

1. Austin, R.D., Escalle, C.X. and Cotteleer, M., Enterprise Resource Planning, Technical Note 699020, 1999 (Harvard Business School Press).
2. Ben-Khedher, N., Kintanar, J., Queille, C. and Stripling, W., Schedule optimisation at SNCF: From conception to day of departure. Interfaces, 1998, 28(1), 6-23.
3. Brown, A.O., Lee, H.L. and Petrakian, R., Xilinx improves its semiconductor supply chain using product and process postponement. Interfaces, 2000, 30(4), 65-80.
4. Buchowicz, B.S., A process model of make vs. buy decision making. The case of manufacturing software. IEEE Trans. Software Manage., 1991, 38(1), 24-32.
5. Carmon (Freed), T., Production planning and scheduling for semiconductor device testing. PhD dissertation, Department of Industrial Engineering and Operations Research, University of California, Berkeley, CA, 1995.
6. Chen, T.R., Chang, T.S., Chen, C.W. and Kao, J., Scheduling for IC sort and test with preemptiveness via Lagrangian relaxation. IEEE Trans. Syst. Man. Cyb., 1995, 25(8), 1249-1256.
7. Chen, T.R. and Hsia, T.C., Scheduling for IC sort and test facilities with precedence constraints via Lagrangian relaxation. Manuf. Syst., 1997, 16(2), 117-128.
8. Downing, C.E., Field, J.M. and Ritzman, L.P., The value of outsourcing: a field study. Inf. Syst. Manage., 2003, 20(1), 84-95.
9. Fichman, R.G. and Kemerer, C.F., The assimilation of software process innovations: an organisational learning perspective. Manage. Sci., 1997, 43(10), 1345-1363.
10. Freed (Carmon), T. and Leachman, R.C., A taxonomy of semiconductor device test scheduling problems. Working paper, Department of Industrial and Manufacturing Engineering, California State Polytechnical University, 2001.
11. Glassy, C.R., Dynamic batching heuristic for simultaneous processing. IEEE Trans. Semicon. Manuf., 1991, 4(2), 77-82.
12. Godin, V.B., Interactive scheduling: historical survey and state of the art. AIIE Trans., 1978, 10(3), 331-337.
13. Herrmann, J., Lee, C.-Y. and Hinchman, J., Global job shop scheduling with a genetic algorithm. Prod. Op. Manage., 1995, 4, 30-45.
14. Holmqvist, M., Experiential learning processes of exploitation and exploration within and between organisations: an empirical study of product development. Org. Sci., 2004, 15(1), 70-81.
15. LaForge, R.L. and Craighead, C.W., Computer-based scheduling in manufacturing firms: some indicators of successful practice. Prod. Invent. Manage. J., 2000, 1, 29-34.
16. Landes, D., Schneider, K. and Houdek, F., Organisational learning and experience documentation in industrial software projects. Int. J. Human-Computer Studies, 1999, 51, 643-651.
17. Leachman, R.C. and Carmon (Freed), T., On capacity modeling for production planning with alternative machine types. IIE Trans. Sched. and Logist., 1992, 24(4), 62-72.
18. Lee, C.-Y., Martin-Vega, LA., Uzsoy, R. and Hinchman, J., Implemmentation of a decision support system for scheduling semiconductor test operations. J. Electron. Manuf., 1993, 3, 121-131.
19. Lee, T.W., Using Qualitative Methods in Organisational Research, 1999 (Sage: Thousand Oaks, CA).
20. Lewin, K., Action research and minority problems. J. Soc. Issues, 1946, 2, 34-46.
21. McKay, K.N. and Wiers, V.C.S., Practical Production Control: A Survival Guide For Planners and Schedulers, 2004 (J. Ross: Ft. Lavderdale, FL).
22. McKay, K.N. and Wiers, V.C.S., Decision support for production scheduling tasks in shops with much uncertainty and little autonomous flexibility. In Human Performance in Planning and Scheduling, edited by B. MacCarthy and J. Wilson, pp. 165-178, 2001 (Taylor and Francis: New York).
23. McKay, K.N., Safayeni, F.R. and Buzacott, J.A., Job-shop scheduling theory: what is relevant? Interfaces, 1988, 18(4), 84-90.
24. Ovacik, I.M. and Uzsoy, R., A shifting bottleneck algorithm for scheduling semiconductor testing operations. J. Electron. Manuf., 1992, 2, 119-134.
25. Ovacik, I.M. and Uzsoy, R., Rolling horizon algorithms for a single-machine dynamic scheduling problem with sequence-dependent setup times. Int. J. Prod. Res., 1994, 32, 1243-1263.
26. Ovacik, I.M. and Uzsoy, R., Rolling horizon procedures for dynamic parallel machine scheduling with sequence-dependent setup times. Int. J. Prod. Res., 1995, 33(11), 3173-3192.
27. Ovacik, I.M. and Uzsoy, R., Decomposition methods for scheduling semiconductor testing facilities. Int. J. Flex. Manuf Syst., 1996, 8, 357-388.
28. Saaty, T.L., Fundamentals of Decision Making and Priority Theory with the Analytic Hierarchy Process, 1994 (RWS Publications: Pittsburgh).
29. Schneeweiss, L., Wetterauer, U., Semiconductor manufacturing. In Supply Chain Management and Advanced Planning, edited by H. Stadtler and C. Kilger, 3rd ed., pp. 421-434, 2005 (Springer: Berlin).
30. Stalk, G., Evans, P. and Shulman, L.E., Competing on capabilities: the new roles of corporate strategy. Har. Bus. Rev., 1992, 70(2), 57-69, March/April.
31. Thelen, R.A. and Morrison, K.R., Customised job shop scheduling application development. Comp. Indust. Eng., 1993, 25(1-4), 215-128.
32. Uzsoy, R., Lee, C.-Y. and Martin-Vega, L.A., A review of production planning and scheduling models in the semiconductor industry. Part I: System characteristics, performance evaluation and production planning. HE Trans. Sched. Logist., 1992a, 24(4), 47-61.
33. Uzsoy, R., Lee, C.-Y. and Martin-Vega, L.A., Scheduling semiconductor test operations: minimising maximum lateness and number of tardy jobs on a single machine. Naval Res. Logist., 1992b, 39, 369-388.
34. Uzsoy, R., Lee, C.-Y. and Martin-Vega, L.A., A review of production planning and scheduling models in the semiconductor industry. Part II: Shop floor control. IIE Trans. Sched. Logist., 1994, 26, 44-55.
35. Uzsoy, R., Martin-Vega, L.A., Lee, C.-Y. and Leonard, P.A., Production scheduling algorithms for a semiconductor test facility. IEEE Trans. Semicon. Manuf, 1991, 4, 270-280.
36. Uzsoy, R., Martin-Vega, L.A., Lee, C.-Y. and Hinchman, J., Implementation of a decision support system for scheduling semiconductor test operations. Electron. Manuf., 1993, 3, 121-131.
37. Wiers, V.C.S., Human-computer interaction in production scheduling: analysis and design of descision support systems for production scheduling tasks. PhD thesis, Eindhoven University, 1997.
38. Wiers, V.C.S., Design of a knowledge-based scheduling system for a sheet material manufacturer. In Human Performance in Planning and Scheduling, edited by B. MacCarthy and J. Wilson, pp. 201-216, 2001 (Taylor and Francis: New York).
39. Xiong, H.H. and Zhou, M.C., Scheduling of semiconductor test facility via Petri nets and hybrid heuristic search. IEEE Trans. Semicon. Manuf., 1998, 11(3), 384-393.
40. Zhong, J.Z. and Majchrzak, A., An exploration of impact of cognitive elaboration on learning in ISD Projects. Inform. Tech. Manage., 2004, 5(1-2), 143-159.