A Review of Production Planning and Scheduling Models in the Semiconductor Industry Part I: System Characteristics, Performance Evaluation and Production Planning

IIE Transactions (Institute of Industrial Engineers)

Volumn 24, Issue 4, 1992, Pages 47-60

  Uzsoy, Reha ^a   Martin Vega, Louis A ^c  

^a SCHOOL OF INDUSTRIAL ENGINEERING   (United States)

^b UNIVERSITY OF FLORIDA   (United States)

^c FLORIDA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84952240555     PISSN: 0740817X     EISSN: 15458830     Source Type: Journal    
DOI: 10.1080/07408179208964233     Document Type: Article

References (90)

1. Adiga, S., and Glassey, C. R., “Object-Oriented Simulation to Support Research in Manufacturing," Res. Rep. ESRC 88-20, University of California, Berkeley, CA (1988).
2. Atherton, R. W., and Pool, M. A., "Validated Simulation Models for Factory Control," Proceedings of the First International Semiconductor Manufacturing Science Symposium, Burlingame, CA (1989).
3. Avram, F., and Wein, L. M., “A Product Design Problem in Semiconductor Manufacturing,” Operations Research, forthcoming (1989).
4. Bai, X., and Gershwin, S. B., “A Manufacturing Scheduler’s Perspective on Semiconductor Fabrication," VLSI Memo No. 89-518, Massachusetts Institute of Technology (April 1990).
5. Bai, X., Srivatsan, N., and Gershwin, S. B., “Scheduling Manufacturing Systems with Work-in-Process Inventory: Single Part Type Systems," MIT Microsystems Research Center, VLSI Memo No. 90-604 (June 1990).
6. Bai, X., Srivatsan, N., and Gershwin, S. B., “Scheduling Manufacturing Systems with Work-in-Process Inventory: Nonlinear Formulation of Single Part Type Systems,” Proceedings of the 29th IEEE Conference on Decision and Control, Hawaii (December 1990).
7. Bai, S. X., and Gershwin, S. B., “Scheduling Manufacturing Systems with Work-in-Process Inventory Control: Multiple Part Type Systems," Research Report OR 230-90, Massachusetts Institute of Technology (October 1990).
8. Bai, X., Srivatsan, N., and Gershwin, S. B., “Hierarchical Realtime Scheduling of a Semiconductor Fabrication Facility,” Proceedings Ninth IEEE International Electronics Manufacturing Technology Symposium, Washington DC (October 1990).
9. Baum, S. S., and O’Donnell, C. M., “An Approach to Modeling Labor and Machine Down Time in Semiconductor Fabrication," Proceedings of the 1991 Winter Simulation Conference, B. L. Nelson, W. D. Kelton, G. M. Clark (eds.), 448-454 (1991).
10. Bertrand, J. W. M., and Womnann, I. C., Production Control and Information Systems for Component-Manufacturing Shops, Elsevier Publishing Company, Amsterdam (1981).
11. Bitran, G. R., Haas, E. A., and Has, A. C., "Hierarchical Production Planning: A Single Stage System,” Operations Research, Vol. 29, No. 4, 717-743 (1981).
12. Bitran, G. R., Haas, E. A., andHax, A. C., "Hierarchical Production Planning: A Two-Stage System,” Operations Research, Vol. 30, No. 2, 232-251 (1982).
13. Burggraaf, P., “CAM Software: It’s Getting Better," Semiconductor International, 72-80 (May 1988).
14. Burman, D. Y., Gurrola-Gal, F. J., Nozari, A., Sathaye, S., and Sitarik, J. P., “Performance Analysis Techniques for IC Manufacturing Lines,” AT&T Bell Labs Technical Journal, Vol. 65, 46-56 (1986).
15. Chen, H., Harrison, J. M., Mandelbaum, A., Van Ackere, A., and Wein, L. M., "Empirical Evaluation of a Queueing Network Model for Semiconductor Wafer Fabrication,” Operations Research, Vol. 36, No. 2, 202-215 (1988).
16. Consilium Inc., Short-Interval Scheduling System User’s Manual, Internal Publication, Mountain View, CA (1988).
17. Crittenden, V. L., “Close the Marketing/Manufacturing Gap,” Sloan Management Review, Vol. 33, 41-52 (1992).
18. Cunningham, J. A., “The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing,” IEEE Transactions on Semiconductor Manufacturing, Vol. 3, No. 2, 60-72 (1990).
19. Dayhoff, J. E., and Atherton, R. W., “Simulation of VLSI Manufacturing Areas,” VLSI Design, 84-92 (December 1984).
20. Dayhoff, J. E., and Atherton, R. W., “Signature Analysis of Dispatch Schemes in Wafer Fabrication," IEEE Transactions on Components. Hybrids and Manufacturing Technology, Vol. 9, No. 4, 518-525 (1986).
21. Dayhoff, J. E., and Atherton, R. W., “Signature Analysis: Simulation of Inventory, Cycle Time and Throughput Tradeoffs in Wafer Fabrication," IEEE Transactions on Components, Hybrids and Manufacturing Technology, Vol. 9, No. 4, 498-507 (1986).
22. Elmaghraby, S. E., “Manufacturing Capacity and its Measurement: A Critical Evaluation," Computers and Operations Research, Vol. 18, 615-627 (1991).
23. Fisher, J., “Useof Nonfmancial Performance Measures,” Journal of Cost Management, 31-38 (Spring 1992).
24. Fowler, J. W., “Strategic Control of Multichannel Bulk Server Diffusion/Oxidation Processes,” Technical Report No. T91016, Semiconductor Research Corporation, Research Triangle Park, NC 27709 (1990).
25. Gershwin, S. B., Personal Communication (May 1991).
26. Gershwin, S. B., Akella, R., and Choong, Y. F., “Short-term Production Scheduling of an Automated Manufacturing Facility," IBM Joumalof Research and Development, Vol. 29, No. 4, 392-400 (1985).
27. Glassey, C. R., “An Overview of BLOCS/M, The Berkeley Library of Objects for Control and Simulation of Manufacturing," Res. Rep. ESRC-89-24, University of California, Berkeley (1989).
28. Glassey, C. R., and Resende, M.G.C., “Closed-Loop Job Release Control for VLSI Circuit Manufacturing,” IEEE Transactions on Semiconductor Manufacturing, Vol. 1, No. 1, 36-46 (1988).
29. Glassey, C. R., and Resende, M.G.C., “A Scheduling Rule for Job Release in Semiconductor Fabrication,” Operations Research Letters, Vol. 7, No. 5, 213-217 (1988).
30. Glassey, C. R., and Petrakian, R. G., “The Use of Bottleneck Starvation Avoidance with Queue Predictions in Shop Floor Control," Res. Rep. ESRC 89-23, University of California, Berkeley (1989).
31. Golovin, J. J., “A Total Framework for Semiconductor Production Planning and Scheduling,” Solid State Technology, 167-170 (May 1986).
32. Hadavi, K., and Voigt, K., “An Integrated Planning and Scheduling Environment,” Proceedings Simulation and Artificial Intelligence in Manufacturing, Society of Manufacturing Engineers, Long Beach, CA (October 14-16, 1987).
33. Harper, J. G., and Bailey, L. G., “Flexible Material Handling Automation in Wafer Fabrication,” Solid State Technology, 89-98 (July 1984).
34. Harrison, J. M., Holloway, C. A., and Patell, J. M., "Measuring Delivery Performance: A Case Study from the Semiconductor Industry,” in Measures for Manufacturing Excellence
35. R. S. Kaplan (ed.), Harvard Business School Press (1990).
36. Heath, D. C., Jackson, P. L., Levesque, K., Fret, M., Tlakula, S., and Akkan, C., "Chip Assignment Algorithms for Dynamic Wafer Design in Semiconductor Manufacturing,” Technical Report No. 935, Department of Operations Research and Industrial Engineering, Cornell University (1990).
37. Hughes, R. A., and Shott, J. D., “The Future of Automation for High-Volume Wafer Fabrication and ASIC Manufacturing, ’' Proceedings of the IEEE, Vol. 74, No. 12. 1775-1793 (1986).
38. Johri, P. K., “Dispatching in an Integrated Circuit Wafer Fabrication Line,” Proceedings of the 1989 Winter Simulation Conference, E. A. MacNair, K. J. Musselman, P. Heidelberger (eds.), 918-921 (1989).
39. Kimemia, J., and Gershwin, S. B., "An Algorithm for the Computer Control of a Flexible Manufacturing System," HE Transactions, Vol. 15, No. 4. 353-362 (1983).
40. Kubiak, W., Lou, S.X.C., and Wang, Y.-M., “Mean Flow Time Minimization in Re-entrant Job Shops with Hub,” Faculty of Management, University of Toronto (July 1990).
41. Leach man, R. C., “Preliminary Design and Development of a Corporate-Level Production Planning System for the Semiconductor Industry,” OR Center, University of California, Berkeley (February 1986).
42. Leachman, R. C., andCarmon, T. F., “On Capacity Modeling for Production Planning with Alternative Machines," Department of Industrial Engineering and Operations Research, University of California, Berkeley (1991).
43. Leachman, R. C., Solorzano, M., and Glassey, C. R., “A Queue Management Policy for the Release of Factory Work Orders,” presented at ORSA/TIMS Conference, Vancouver (May 1989).
44. Leachman, R. C., and Sohoni, V. S., “Automated Shift Scheduling as a Tool for Problem Identification and People Management in Semiconductor Factories,” Dept, of Industrial Engineering and Operations Research, University of California, Berkeley, CA (1990).
45. Lee, H. L., and Billington, C., “Managing Supply Chain Inventory: Pitfalls and Opportunities,” Sloan Management Review, Vol. 33, 65-73 (1992).
46. Levinstein, H. J., “White Paper on IC Fabrication in the Year 2000," Research Report T90150, Semiconductor Research Corporation, Research Triangle Park, NC 27709 (1990).
47. Lou, S.X.C., and Kager, P. W., “A Robust Production Control Policy for VLSI Wafer Fabrication,” IEEE Transactions on Semiconductor Manufacturing, Vol. 2, No. 4,159-164 (1989).
48. Lou, S.X.C., Yan, H., Sethi, S., Gardel, A., and Deosthali, P., “Using Simulation to Test the Robustness of Various Existing Production Control Policies," Proceedings of the 1991 Winter Simulation Conference, B. L. Nelson, W. D. Kelton, G. M. Clark (eds.), 261-269 (1991).
49. Lozinski, C., and Glassey, C. R., “Bottleneck Starvation Indicators for Shop-Floor Control,” IEEE Transactions on Semiconductor Manufacturing, Vol. 1, No. 4, 147-153 (1988).
50. Martin-Vega, L. A., Pippin, M., Gerdon, E., and Burcham, R., “Applying Just-in-Time in a Wafer Fab,” IEEE Transactions on Semiconductor Manufacturing, Vol. 2, No. 1, 16-22 (1989).
51. Miller, D. L., “Implementing the Results of a Manufacturing Simulation in a Semiconductor Line,” Proceedings of the 1989 Winter Simulation Conference, E. A. MacNair, K. J. Mussel- man, P. Heidelbergcr, (eds.), 922-929 (1989).
52. Najmi, A., and Lozinski, C., “Managing Factory Productivity using Object-Oriented Simulation for Setting Shift Production Targets in VLSI Manufacturing,” Proceedings of the Autofact Conference, Society of Manufacturing Engineers, 3.1-3.14 (November 1989).
53. Phadke, M. S., Kackar, R. N., Speeney, D. V., and Grieco, M. J., “Off-Line Quality Control in Integrated Circuit Fabrication Using Experimental Design,” The Bell System Technical Journal, Vol. 62, No. 5, 1273-1309 (1983).
54. Phillips, D. T., Curry, G. L., Deuermeyer, B. L., Wortman, M., and Sitarik, J., “SEMATECH: IE at Work in the Trenches to Meet Worldwide Competition," Industrial Engineering, 36-44 (December 1989).
55. Poliak, S., "Wafer Fabrication Simulation Language,” Proceedings of the First International Semiconductor Manufacturing Science Symposium, Burlingame, CA (1989).
56. Prasad, K., “A Generic Computer Simulation Model to Characterize Photolithography Manufacturing Area in an 1C FAB Facility,” IEEE Transactions on Components, Hybrids and Manufacturing Technology, Vol. 14, No. 3, 483-487 (1991).
57. Raar, D., “Enhancement of the Berkeley Planning System Application at Harris Semiconductor,” Res. Rep. ESRC-89-28, University of California, Berkeley, (1989).
58. Ramakrishnan, K. G., and Mitra, D., “An Overview of PANACEA, a Software Package for Analyzing Markovian Queueing Networks,” Bell System Technical Journal, Vol. 61, No. 10, 2849-2872, (1982).
59. Reid, B. K., Shott, J. D., and Meindl, J. D., “Wafer Fabrication and Process Automation Research at Stanford University,” Solid State Technology, 126-133 (July 1984).
60. Resende, M. G. C., “Shop Floor Scheduling of Semiconductor Wafer Manufacturing," Res. Rep. ESRC-87-1, University of California, Berkeley (1987).
61. Runyan, W. R., and Bean, K. E., Semiconductor Integrated Circuit Processing Technology, Addison-Wesley (1990).
62. Shanthikumar, J. G., and Sargent, R. G., “A Unifying View of Hybrid Simulation/Analytic Models and Modeling," Operations Research, Vol. 31. 1030-1052 (1983).
63. Singh, M. R., Abraham, C. T., and Akella, R., "Planning for Production of a Set of Components when Yeld is Random,” IEEE Transactions on Components, Hybrids and Manufacturing Technology, Vol. 13. 103-108 (1990).
64. Smith, M., and Pujari, A., “Animation and Simulation Methodology for Plastic Dual-In-Line Package Manufacturing,”presented at Technical Program of the Southwest Semiconductor and Electronics Exposition, Phoenix, AZ (1987).
65. Solorzano, M., “Workload Regulation of Semiconductor Fabrication Facilities," Res. Rep. ESRC-89-1, University of California, Berkeley (1989).
66. Spence, A. M., and Welter, D. J., "Capacity Planning of a Photolithography Work Cell in a Wafer Manufacturing Line,” Proceedings of the IEEE Conference on Robotics and Automation, 702-708 (1987).
67. Srivatsan, N., and Gershwin, S. B., “Selection of Setup Times in a Hierarchically Controlled Manufacturing System,” Proceedings of the 29th IEEE Conference on Decision and Control, Hawaii (December 1990).
68. Sullivan, G., and Fordyce, K., “IBM Burlington’s Logistics Management System,” Interfaces, Vol. 20, No. 1,43-64 (1990).
69. Sze, S. M., VLSI Technology, McGraw-Hill, New York (1983).
70. Uzsoy, R., Lee, C. Y., and Martin-Vega, L. A., “A Survey of Production Planning and Scheduling Models in the Semiconductor Industry Part Q: Shop-Floor Control,” Research Report, School of Industrial Engineering, Purdue University (1992).
71. Walrand, J., An Introduction to Queueing Networks, Prentice- Hall, New Jersey (1988).
72. Wein, L. M., “Scheduling Semiconductor Wafer Fabrication,” IEEE Transactions on Semiconductor Manufacturing, Vol. 1, No. 3, 115-129 (1988).
73. Wein, L. M., “Due-Date Setting and Priority Sequencing in a Multiclass M/G/l Queue,” Management Science, Vol. 37, No. 7, 834-850 (1991).
74. Wein, L. M., “On the Relationship Between Yield and Cycle Time in Semiconductor Wafer Fabrication," IEEE Transactions on Semiconductor Manufacturing, Vol. 5, 156-158 (1992).
75. Whitt, W.,“The Queueing Network Analyzer," Bell System Technical Journal, Vol. 62, No. 9, 2779-2815 (1983).
76. Wise, K. D., “Automation in Semiconductor Manufacturing,” Research Report T91014, Semiconductor Research Corporation, Research Triangle Park, NC 27709 (1990).
77. Yano, C. A., and Lee, H. L., “Lot-Sizing with Random Yields: A Review,” Technical Report No.89-16, Department of Industrial and Operations Engineering. The University of Michigan, Ann Arbor (1989).presented at Technical Program of the Southwest Semiconductor and Electronics Exposition, Phoenix, AZ (1987).
78. Solorzano, M., “Workload Regulation of Semiconductor Fabrication Facilities," Res. Rep. ESRC-89-1, University of California, Berkeley (1989).
79. Spence, A. M., and Welter, D. I., "Capacity Planning of a Photolithography Work Cell in a Wafer Manufacturing Line," Proceedings of the IEEE Conference on Robotics and Automation, 702-708 (1987).
80. Srivatsan, N., and Gershwin, S. B., "Selection of Setup Times in a Hierarchically Controlled Manufacturing System,” Proceedings of the 29th IEEE Conference on Decision and Control, Hawaii (December 1990).
81. Sullivan, G., and Fordyce, K., “IBM Burlington’s Logistics Management System,” Interfaces, Vol. 20, No. 1,43-64 (1990).
82. Sze, S. M., VLSI Technology, McGraw-Hill, New York (1983).
83. Uzsoy, R., Lee, C. Y., and Martin-Vega, L. A., "A Survey of Production Planning and Scheduling Models in the Semiconductor Industry Part II: Shop-Floor Control,” Research Report, School of Industrial Engineering, Purdue University (1992).
84. Walrand, J., An Introduction to Queueing Networks, Prentice- Hall, New Jersey (1988).
85. Wein, L. M., “Scheduling Semiconductor Wafer Fabrication,” IEEE Transactions on Semiconductor Manufacturing, Vol. I, No. 3, 115-129 (1988).
86. Wein, L. M., “Due-Date Setting and Priority Sequencing in a Multiclass M/G/l Queue,” Management Science, Vol. 37, No. 7, 834-850 (1991).
87. Wein, L. M., “On the Relationship Between Yield and Cycle Time in Semiconductor Wafer Fabrication," IEEE Transactions on Semiconductor Manufacturing, Vol. 5, 156-158 (1992).
88. Whitt, W.,“The Queueing Network Analyzer," Bell System Technical Journal, Vol. 62, No. 9, 2779-2815 (1983).
89. Wise, K. D., “Automation in Semiconductor Manufacturing,” Research Report T91014, Semiconductor Research Corporation, Research Triangle Park, NC 27709 (1990).
90. Yano, C. A., and Lee, H. L., “Lot-Sizing with Random Yields: A Review,” Technical Report No.89-16, Department of Industrial and Operations Engineering. The University of Michigan, Ann Arbor (1989).