Scheduling for IC Sort and Test Facilities with Precedence Constraints via Lagrangian Relaxation

Journal of Manufacturing Systems

Volumn 16, Issue 2, 1997, Pages 117-128

  Chen, Tsung Rian ^a,b   Hsia, T C ^b,c  

^a CADENCE DESIGN SYSTEMS   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c University of California Davis   (United States)

Author keywords

Lagrangian Relaxation; Multiple Resources; Precedence Constraints; Scheduling

Indexed keywords

EID: 0342323208     PISSN: 02786125     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0278-6125(97)85675-0     Document Type: Article

References (19)

1. K.R. Baker, Introduction to Sequencing and Scheduling (New York: John Wiley & Sons, 1974).
2. E.G. Coffman Jr., ed., Computer and Job Shop Scheduling (New York: John Wiley & Sons, 1976).
3. G.W. Plossl, Production and Inventory Control: Principles and Techniques, 2nd ed. (Englewood Cliffs, NJ: Prentice-Hall, 1985).
4. S.C. Graves, "A Review of Production Scheduling," Operations Research (v29, 1981), pp646-675.
5. M. Pinedo, Scheduling: Theory, Algorithms and Systems (Englewood Cliffs, NJ: Prentice-Hall, 1995).
6. K.P. White Jr., "Advances in the Theory and Practice of Scheduling," in Advances in Industrial Systems, Control and Dynamic Systems, v37, C.T. Leondes, ed. (San Diego, CA: Academic Press, 1990), pp115-158.
7. R. Uzsoy, C. Y. Lee, and L. A. Martin-Vega, "A Review of Production Planning and Scheduling Models in the Semiconductor Industry, Part I: System Characteristics, Performance Evaluation and Production Planning," IIE Transactions on Scheduling and Logistics (v24, n4, 1992), pp47-60.
8. R. Uzsoy, C.Y. Lee, and L.A. Martin-Vega, "A Review of Production Planning and Scheduling Models in the Semiconductor Industry, Part II: Shop-Floor Control," IIE Transactions on Scheduling and Logistics (v26, 1994), pp44-55.
9. J. Dayhoff and R.W. Atherton, "A Model for Wafer Fabrication Dynamics in Integrated Circuit Manufacturing," IEEE Transactions on Systems, Man and Cybernetics (v17, n1, 1987), pp91-100.
10. H. Chen, J.M. Harrison, A. Mandelbaum, A. Van Ackere, and L.M. Wein, "Empirical Evaluation of a Queueing Network Model for Semiconductor Wafer Fabrication," Operations Research (v36, 1988), pp202-215.
11. C.R. Glassey and W.W. Weng, "Dynamic Batching Heuristic for Simultaneous Processing," IEEE Transactions on Semiconductor Manufacturing (v4, n2, 1991), pp77-82.
12. J.W. Fowler, D.T. Philips, and G.L. Hogg, "Real-Time Control of Multiproduct Bulk-Service Semiconductor Manufacturing Processes," IEEE Transactions on Semiconductor Manufacturing (v5, n2, 1992), pp158-163.
13. H. Gurnani, R. Anupindi, and R. Akella, "Control of Batch Processing Systems in Semiconductor Wafer Fabrication Facilities," IEEE Transactions on Semiconductor Manufacturing (v5, n4, 1992), pp319-328.
14. R.C. Leachman, "Preliminary Design and Development of a Corporate-Level Production Planning System for the Semiconductor Industry" (University of California-Berkeley, OR Center).
15. R. Uzsoy, L.A. Martin-Vega, C.Y. Lee, and P.A. Leonard, "Production Scheduling Algorithms for a Semiconductor Test Facility," IEEE Transactions on Semiconductor Manufacturing (v4, 1991 ), pp271-280.
16. C.Y. Lee, R. Uzsoy, and L.A. Martin-Vega, "Efficient Algorithms for Scheduling Semiconductor Burn-In Operations," Operations Research (v40, n4, 1992), pp764-775.
17. D.J. Hoitomt, P.B. Luh, Eric Max, and K.R. Pattipati, "Scheduling Jobs with Simple Precedence Constraints on Parallel Machines," IEEE Control Systems Magazine (v10, n2, 1990), pp34-40.
18. T.R. Chen, T.S. Chang, C.W. Chen, and J. Kao, "Scheduling for IC Sort and Test with Preemptiveness via Lagrangian Relaxation," IEEE Transactions on Systems, Man and Cybernetics (v25, n8, 1995).
19. B.T. Polyak, "Minimization of Unsmooth Functions," USSR Comput. Math. Math. Phys. (v9, 1969), pp14-29.