A stable fixed-outline floorplanning method

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2007, Pages 119-126

  Chen, Song ^a   Yoshimura, Takeshi ^a  

^a WASEDA UNIVERSITY   (Japan)

Author keywords

Fixed outline; Floorplanning; Sequence pair

Indexed keywords

ASPECT RATIO; CHIP SCALE PACKAGES; INTERCONNECTION NETWORKS; OPTIMIZATION;

FIXED OUTLINE FLOORPLANNING METHOD; FLOORPLANNING; INSERTION AFTER REMOVE (IAR); SEQUENCE PAIR;

INTEGRATED CIRCUIT LAYOUT;

EID: 34748870245     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1231996.1232021     Document Type: Conference Paper

References (13)

1. S. Adya, H. H. Chan, and I. Markov. Parquet: Fixed-outline floorplanner. online:http://vlsicad.eecs.umich.edu/BK/parquet/.
2. S. Adya and I. Markov. Fixed-outline floorplanning through better local search. In Proc. ICCD, pages 328-334, 2001.
3. S. N. Adya and I. L. Markov. Fixed-outline floorplanning: Enaling hierarchical design. Very Large Scale Integration (VLSI) systems, IEEE Trans. On., 11(6):1120-1135, 2003.
4. H. Chan, S. N. Adya, and I. L. markov. Are floorplan representations important in digital design. In Proc. of ACM ISPD, pages 129-136, 2005.
5. T. Chen and Y. W. Chang. Modern floorplanning based on fast simulated annealing. In Proc. ACM ISPD, pages 104-112, 2005.
6. T. Chen and Y. W. Chang. Modern floorplanning based on b*-tree and fast simulated annealing. CAD of integrated circuits and systems IEEE Trans. on, 25(4):637-650, April 2006.
7. T. C. Chen and Y. W. Chang. B*-tree based floorplanner. Online:http://eda.ee.ntu.edu.tw/research.htm.
8. P. Guo, C. Cheng, and T. Yoshimura. An o-tree representation of nonslicing floorplan and its applications. In Proc. ACM/IEEE DAC, pages 268-273, 1999.
9. H.Murata, K.Fujiyoshi, S.Nakatake, and et al. VLSI module placement based on rectangle-packing by sequence-pair. CAD of Integrated Circuits and Systems, IEEE Trans. on, 15(12):1518-1524, 1996.
10. A. Kahng. Classical floorplanning harmful. In Proc. ACM ISPD, pages 207-213, 2000.
11. C. Lin, D. Chen, and Y. Wang. Robust fixed-outline floorplanning through evolutionary search. In Proc. IEEE/ACM ASP-DAC, pages 42-44, 2004.
12. R. Liu, S. Dong, X. Hong, and Y. Kajitani. Fixed-outline floorplanning with constraints through instance augmentation. In Proc. IEEE ISCAS, pages 1883-1886, 2005.
13. X. Tang, R. Tian, and D. F. Wong. Fast evaluation of sequence pair in block placement by longest common subsequence computation. CAD of integrated circuits and systems, IEEE Trans. on, 20(12):1406-1413, 2001.