Comparative analysis of ultra-low voltage flip-flops for energy efficiency

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 1173-1176

  Bo, Fu ^a   Ampadu, Paul ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY EFFICIENCY; PROBLEM SOLVING; SWITCHING THEORY; TRIGGER CIRCUITS; VOLTAGE REGULATORS;

PULSE-TRIGGERED FLIP-FLOPS; SWITCHING ACTIVITIES; ULTRA-LOW VOLTAGE FLIP-FLOPS; ULTRA-LOW VOLTAGES; VOLTAGE SCALING;

FLIP FLOP CIRCUITS;

EID: 34548842265     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. B. Zhai, D. Blauuw, and K. Flautner, "Theoretical and practical limits of dynamic voltage scaling," in Proc. DAC'04, pp. 868-873, Sept. 2004.
2. A. P. Chandrakasan, S. Sheng, and R. W. Broderson, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 473-484, Apr. 1992.
3. A. Raychowdhury, B. Paul, S. Bhunia, and K. Roy, "Computing with subthreshold leakage: device/circuit/architecture co-design for ultra low-power subthreshold operation," IEEE Transactions on VLSI Systems, pp. 1213-1224, Nov. 2005.
4. V. Stojanovic and V. Oklobdzija, "Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems," IEEE J. Solid-State Circuits, vol. 34, pp. 536-548, Apr. 1999.
5. S. Heo, R. Krashinsky, and K. Asanovic, "Activity-sensitive flip-flop and latch selection for reduce energy," in Proc. 19th Conf. Advanced Research in VLSI, pp 59-74, Mar. 2001.
6. R. Ramanarayanan, N. Vijaykrishnan and M. J Irwin, "Characterizing dynamic and leakage power behavior in flip-flops," in Proc. ASIC/SOC'02, pp. 433-437, Sep. 2002.
7. M. Elgamel, M. I. Faisal, and M. A. Bayoumi, "Noise metrics in flip-flop designs," IEICE Trans. Inf. Syst., vol. E88-D, pp. 1501-1505, July 2005.
8. P. R. Gada, W. R. Roberts and D. Velenis, "Effects of parameter variations on timing characteristics of CLOCKed registers," in Proc. IEEE Electro Information Technology Conference, pp. May 2005.
9. G. Gerosa et. al, "A 2.2 W, 80 MHz superscalar RISC microprocessor," IEEE J. Solid-State Circuits, vol. 29, pp. 1440-1452, Dec. 1994.
10. H. Partovi et al., "Flow-through latch and edge-triggered flip-flop hybrid elements," in Proc. ISSCC'96, pp. 138-139, Feb. 1996.
11. J. Montanaro et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor," IEEE J. Solid-State Circuits, vol. 31, pp. 1703-1714, Nov. 1996.
12. Predictive Technology Model, http://www.eas.asu.edu/~-ptm/