Effects of parameter variations on timing characteristics of clocked registers

2005 IEEE International Conference on Electro Information Technology

Volumn 2005, Issue , 2005, Pages

  Gada, Parin R ^a   Roberts, William R ^a   Velenis, Dimitrios ^a  

^a Illinois Institute of Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKED REGISTERS; DATA PROPAGATION DELAY; PARAMETER VARIATIONS;

CONSTRAINT THEORY; ROBUSTNESS (CONTROL SYSTEMS); SENSITIVITY ANALYSIS; SYNCHRONIZATION; VOLTAGE CONTROL;

PARAMETER ESTIMATION;

EID: 33947120583     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. I. S. Kourtev and E. G. Friedman, Timing Optimisation Through Clock Skew Scheduling, Kluwer Academic Publishers, Norwell Massachusetts, 2000.
2. D. Velenis, M. C. Papaefthymiou, and E. G. Friedman, "Reduced Delay Uncertainty in High Performance Clock Distribution Networks," Proceedings of the IEEE Design Automation and Test in Europe Conference, pp. 68-73, March 2003.
3. S. R. Nassif, "Delay Variability: Sources, Impacts and Trends," Proceedings of the IEEE International Solid-State Circuits Conference, pp. 368-369, February 2000.
4. S. Sauter, D. Schmitt-Landsiedel, R. Thewes, and W. Weber, "Effect of Parameter Variations at Chip and Wafer Level on Clock Skews," IEEE Transactions on Semiconductor Manufacturing, Vol. 13, No. 4, pp. 395-400, November 2000.
5. S. Natarajan, M. A. Breuer, and S. K. Gupta, "Process Variations and Their Impact on Circuit Operation," Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 73-81, November 1998.
6. K. T. Tang and E. G. Friedman, "Delay and Noise Estimation of CMOS Logic Gates Driving Coupled RC Interconnections," Integration, the VLSI Journal, Vol. 29, No. 2, pp. 131-165, September 2000.
7. R. Sitte, S. Dimitrijev, and H. B. Harrison, "Device Parameter Changes Caused by Manufacturing Fluctuations of Deep Submicron MOSFET's," IEEE Transactions on Electron Devices, Vol. 41, No. 11, pp. 2210-2215, November 1994.
8. Vladimir Stojanovic and Vojin G. Oklobdzija, "Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems," IEEE Journal of Solid State. Circuits, Vol. 34, No. 4, pp. 536-548, April 1999.
9. Fabian Klass, "Semi-Dynamic and Dynamic Flip-Flops with Embedded Logic," Digest of Technical Papers Symposium on VLSI Circuits, pp. 108-109, June 1998.
10. Jiren Yuan and Christer Svensson, "New Single-Clock CMOS Latches and Flipflops with Improved Speed and Power Savings," IEEE Journal of Solid State Circuits, Vol. 32, No. 1, pp. 62-69, January 1997.
11. A. V. Mezhiba and E. G. Friedman, Power Distribution Networks in High Speed Integrated Circuits, Kluwer Academic Publishers, Norwell Massachusetts, 2004.
12. S. I. A., "The National Technology Roadmap for Semiconductors," Technical Report, Semiconductor Industry Association, 2003.