|
Volumn 84, Issue 11, 2007, Pages 2738-2743
|
Impact of process parameters on circuit performance for the 32 nm technology node
|
Author keywords
32 nm node; Circuit optimization; Delay; Interconnects; Performance; Propagation
|
Indexed keywords
ELECTRIC NETWORK ANALYSIS;
ELECTROMAGNETISM;
OPTICAL INTERCONNECTS;
OPTIMIZATION;
PARAMETER ESTIMATION;
TIME DOMAIN ANALYSIS;
32 NM NODE;
CIRCUIT APPLICATIONS;
CIRCUIT OPTIMIZATION;
PROCESS PARAMETERS;
INTEGRATED CIRCUITS;
|
EID: 34548826769
PISSN: 01679317
EISSN: None
Source Type: Journal
DOI: 10.1016/j.mee.2007.05.015 Document Type: Article |
Times cited : (4)
|
References (13)
|