A formal technique for hardware interface design

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 45, Issue 5, 1998, Pages 584-591

  Baganne, Adel ^a   Philippe, Jean Luc ^a   Martin, Eric ^a  

^a UNIVERSITÉ DE BRETAGNE SUD   (France)

Author keywords

Communication synthesis; DSP systems; Hardware software codesign; Interface generation; Real time

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; DATA COMMUNICATION SYSTEMS; INTERFACES (COMPUTER); PROGRAM PROCESSORS; STORAGE ALLOCATION (COMPUTER);

HARDWARE INTERFACE DESIGN; HARDWARE/SOFTWARE CODESIGN; HIGH LEVEL SYNTHESIS;

DIGITAL SIGNAL PROCESSING;

EID: 0032069573     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.673640     Document Type: Article

References (13)

1. G. De Michel! and M. Sami, Hardware/Software Codesign. Amsterdam, The Netherlands: Kluwer Academic, 1995.
2. D. D. Gajski and N. Dutt, High Level Synthesis. Amsterdam, The Netherlands: Kluwer Academic, 1992.
3. E. Martin, O. Sentieys, H. Dubois, and J. L. Philippe, GAUT, An architectural synthesis tool for dedicated signal processors, in Proc. EURO-DAC. 1993, pp. 14-19.
4. Toward a multi-formalism framework for architectural synthesis: The ASAR project members, in Proc. 3rd Int, Workshop on H/S Codesign, Grenoble, France, Sept. 1994.
5. G. Boriello and R. Katz, Synthesis of interface transducer logic, in Proc. ICCAD, 1987, pp. 274-277.
6. P. H. Chou, R. B Ortega, and G. Boriello, The Chinook hardware/software co-synthesis system, in Proc. ISSS, 1995, pp. 280-287.
7. D. Filo, D. C. Ku, C. N. Coelho, and G. De Micheli, Interface optimization for concurrent systems under timing constraints, IEEE Trans. VLSI Syst., vol. 1, pp. 268-281, Sept. 1993.
8. R. K. Gupta, C. N. Coelho, and G. De Micheli, Synthesis and simulation of digital systems containing interacting hardware and software components, in Proc. DAC, 1992, pp. 225-230.
9. S. Narayan and D. D Gajski, Protocol generation for communication channels, in Proc. DAC, 1994, pp. 547-548.
10. _, Synthesis of system level bus interfaces, in Proc. DAC, 1994, pp. 547-548.
11. C. N. Coelho, Jr. et al., Redesigning hardware-software systems, in Proc. 3rd Int. Workshop on H/S Codesign, Grenoble, France, Sept. 1994.
12. Y. Sorel, Massively parallel computing systems with real time constraints: The algorithm architecture adequation, in Proc. Massively Parallel Computing Systems Conf., Italy, 1994, pp. 152-161.
13. A. Baganne, A. Gilloire, E. Martin, P. Martineau, and J. P. Thomas, Implementation methods of an acoustic echo cancellation algorithm GMDFa, in Proc. 4th Int. Workshop on Acoustic Echo and Noise Control, Roros, Norway, 1995, pp. 99-102.