A self-biased charge-transfer sense amplifier

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 3030-3033

  Patil, Sandeep ^a   Wieckowski, Michael ^a   Margala, Martin ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIAS CURRENTS; CAPACITANCE; CHARGE TRANSFER; DATA STRUCTURES; DIGITAL STORAGE; STATIC ANALYSIS;

INPUT CAPACITANCE; SENSING DELAY; STATIC MEMORY; STATIC OUTPUT;

POWER AMPLIFIERS;

EID: 34548812873     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.377985     Document Type: Conference Paper

References (7)

1. L. G. Heller, D. P. Spampinato, and Y. L. Yao, "High sensitivity charge-transfer sense amplifier," Solid-State Circuits, IEEE Journal of, vol. 11, pp. 596-601, 1976.
2. S. Kawasbima, T. Mori, R. Sasagawa, et al., "A charge-transfer amplifier and an encoded-bus architecture for low-power SRAM's," Solid-State Circuits, IEEE Journal of, vol. 33, pp. 793-799, 1998.
3. I. Fukushi, R. Sasagawa, M. Hamaminato, et al., "A low-power SRAM using improved charge transfer sense amplifiers and a dual-Vth CMOS circuit scheme," presented at VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on, 1998, 142-145.
4. H. Morimura, S. Shigematsu, and S. Konaka, "A shared-bitline SRAM cell architecture for 1-V ultra low-power word-bit configurable macrocells," presented at Low Power Electronics and Design, 1999. Proceedings. 1999 International Symposium on, 1999, 12-17.
5. E. Seevinck, P. J. van Beers, and H. Ontrop, "Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's," Solid-State Circuits, IEEE Journal of, vol. 26, pp. 525-536, 1991.
6. M. Sinha, S. Hsu, A. Alvandpour, et al., "High-performance and low-voltage sense-amplifier techniques for sub-90nm SRAM," presented at SOC Conference, 2003. Proceedings. IEEE International [Systems-on-Chip], 2003, 113-116.
7. R. W. Mann, W. W. Abadeer, M. J. Breitwisch, et al., "Ultralow- power SRAM technology," IBM Journal of Research and Development, vol. 47, pp. 553-566, 2003.