Current-Mode Techniques for High-Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM's

IEEE Journal of Solid-State Circuits

Volumn 26, Issue 4, 1991, Pages 525-536

  Seevinck, Evert ^a   van Beers, Petrus J ^a   Ontrop, Hans ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE, DIGITAL--RANDOM ACCESS; ELECTRIC NETWORKS, ACTIVE--TRANSMISSION LINE THEORY; INTEGRATED CIRCUITS, CMOS--DESIGN;

CMOS SRAMS; CURRENT MODE SIGNALS; CURRENT SENSE AMPLIFIER; HIGH SPEED VLSI CIRCUITS; INTERCONNECT DELAY; MEMORY CHIPS;

INTEGRATED CIRCUITS, VLSI;

EID: 0026141225     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.75050     Document Type: Article

References (13)

1. H. R. Kaupp, “Waveform degradation in VLSI interconnections,” IEEE J. Solid-State Circuits, vol. 24, no. 4, pp. 1150–1153, Aug. 1989.
2. W. C. Elmore, “The transient response of damped linear networks with particular regard to wideband amplifiers,” J. Appl. Phys., vol. 19, no. 1, pp. 55–63, Jan. 1948.
3. A. S. Sedra and G. W. Roberts, “Current conveyor theory and practice,” in Analogue IC Design: The Current-Mode Approach, C. Toumazou, F. J. Lidgey, and D. G. Haigh, Eds. London: Peter Peregrinus, 1990, ch. 3.
4. E. Seevinck, “Analog interface circuits for VLSI,” in Analogue IC Design: The Current-Mode Approach, C. Toumazou, F. J. Lidgey, and D. G. Haigh, Eds. London: Peter Peregrinus, 1990, ch. 12.
5. R. Caprio, “Precision differential voltage-current converter,” Electron. Lett., vol. 9, no. 6, pp. 147–148, Mar. 1973.
6. T. N. Blalock and R. C. Jaeger, “An experimental 2Tcell RAM with 7 ns access time at low temperature,” in Symp. VLSI Circuits, Dig. Tech. Papers, June 1990, pp. 13–14.
7. Y. Nakagome et al., “A 1.5 V circuit technology for 64 Mb DRAMs,” in Symp. VLSI Circuits, Dig. Tech. Papers, June 1990, pp. 17–18.
8. K. Fung et al., “An experimental 5 ns BiCMOS SRAM with a high-speed architecture,” in Symp. VLSI Circuits, Dig. Tech. Papers, June 1990, pp. 43–44.
9. E. Seevinck, “A current sense-amplifier for fast CMOS SRAMs,” in Symp. VLSI Circuits, Dig. Tech. Papers, June 1990, pp. 71–72.
10. S. T. Chu et al., “A 25 ns low-power full-CMOS 1 Mbit (128 k × 8) SRAM,” IEEE J. Solid-State Circuits, vol. 23, no. 5, pp. 1078–1084, Oct. 1988.
11. R. de Werdt et al., “A 1M SRAM with full-CMOS cells fabricated in a 0.7 μm technology,” in IEDM Tech. Dig., Dec. 1987, pp. 532–535.
12. K. Sasaki et al., “A 9-ns 1-Mbit CMOS SRAM,” IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1219–1224, Oct. 1989.
13. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York: Holt, Rinehart, and Winston, 1987.