Power-aware bandwidth-reconfigurable optical interconnects for high-performance computing (HPC) systems

Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM

Volumn , Issue , 2007, Pages

  Kodi, Avinash Karanth ^a   Louri, Ahmed ^a  

^a University of Arizona   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; ELECTRIC POWER UTILIZATION; INTERCONNECTION NETWORKS; MULTIPLEXING; NETWORK MANAGEMENT; PARALLEL PROCESSING SYSTEMS;

HIGH PERFORMANCE COMPUTING (HPC) SYSTEMS; OPTOELECTRONIC INTERCONNECTS; STATIC ASSIGNMENT; TRAFFIC PATTERNS;

OPTICAL INTERCONNECTS;

EID: 34548793954     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2007.370273     Document Type: Conference Paper

References (20)

1. A. F. Benner and et.al, "Exploitation of optical interconnects in future server architectures," in IBM Journal of Research and Development, 2005, pp. 755-776.
2. Edris Mohammed and et.al., "Optical interconnect system integration for ultra-short-reach applications," Intel Technology Journal, vol. 8, pp. 114-127, 2004.
3. David A.B.Miller, "Rationale and challenges for optical interconnects to electronic chips," Proceedings of the IEEE, vol. 88, pp. 728-749, June 2000.
4. J.H. Collet, D. Litaize, J. V. Campenhut, C. Jesshope, M. Desmulliez, H. Thienpont, J. Goodman, and A. Louri, "Architectural approaches to the role of optics in mono and multi-processor machines," Applied Optics, Special issue on Optics in Computing, vol. 39, pp. 671-682, 2000.
5. Patrick Dowd and et.al., "Lighnting network and systems architecture," Journal of Lightwave Technology, vol. 14, pp. 1371-1387, 1996.
6. Avinash Karanth Kodi and Ahmed Louri, "Design of a high-speed optical interconnect for scalable shared memory multi-processors," IEEE Micro, vol. 25, pp. 41-49, Jan/Feb 2005.
7. Chunming M. Qiao and et.al., "Dynamic reconfiguration of optically interconnected networks with time-division multiplexing," Journal of Parallel and Distributed Computing, vol. 22, no. 2, pp. 268-278, 1994.
8. Praveen Krishnamurthy, Roger Chamberlain, and Mark Franklin, "Dynamic reconfiguration of an optical interconnect," in 36th Annual Simulation Symposium, 2003.
9. The Infiniband Trade Alliance architecture, "http://www.inifiniband. org,".
10. Shubhendu S. Mukherjee, Peter Bannon, Steven Lang, Aaron Spink, and David Webb, "The alpha 21364 network architecture," IEEE Micro, vol. 22, no. 1, January /February 2002.
11. Li Shang, Li-Shiuan Peh, and Niraj K. Jha, "Dynamic voltage scaling with links for power optimization of interconnection networks," in Proceedings of the 9th International Symposium on High Performance Computer Architecture, November 2003.
12. X. Chen, Li-Shiuan Peh, Gu-Yeon Wei, Yue-Kai Huang, and Paul Pruncal, "Exploring the design space of power-aware opto-electronic networked systems," in 11th International Symposium on High-Performance Computer Architecture (HPCA-11), February 2005, pp. 120-131.
13. Qiang Wu, Philo Juang, Margaret Martonosi, Li-Shiuan Peh, and Douglas W. Clark, "Formal control techniques for power-performance management," IEEE Micro, vol. 25, no. 5, September/October 2005.
14. E.J.Kim, K.H.Yum, G.M.Link, N.Vijaykrishnan, M.Kandemir, M.J.Irwin, M.Yousif, and C.R.Das, "Energy optimization techniques in cluster interconnects," in Proceedings of the 2003 International Symposium on Low Power Electronics and Design (ISLPED 03), August 2003.
15. William James Dally and Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, San Fransisco, 2004.
16. Osman Kibar, A. Van Blerkom, Chi Fan, and Sadik C. Esener, "Power minimization and technology comparisons for digital free-space optoelectronic interconnections," IEEE Journal of Lightwave Technology, vol. 17, pp. 546-555, April 1999.
17. A.V.Krishnamoorthy and et.al., "16 × 16 vcsel array flip-chip bonded to cmos vlsi circuit," IEEE Photonics Technology Letters, vol. 12, no. 8, pp. 1073-1075, August 2000.
18. J. Robert Jump, "Yacsim reference manual," Rice University Available at http://www-ece.rice.edu/ rppt.html, March 1993.
19. Mike Galles, "Spider: A high-speed network interconnect," IEEE Micro, vol. 17, pp. 34-39, Jan/Feb 1997.
20. Daniel A. Van Blerkom, Chi Fan, Matthias Blume, and Sadik C. Esener, "Transimpedance reciever design optimization for smart pixel arrays," Journal of Lightwave Technology, vol. 16, January 1998.