Architectural approach to the role of optics in monoprocessor and multiprocessor machines

Applied Optics

Volumn 39, Issue 5, 2000, Pages 671-682

  Collet, Jacques Henri ^a   Litaize, Daniel ^b   Campenhout, Jan Van ^c   Jesshope, Chris ^d   Desmulliez, Marc ^e   Thienpont, Hugo ^f   Goodman, James ^g   Louri, Ahmed ^h  

^a LAAS CNRS   (France)

^b IRIT   (France)

^c GHENT UNIVERSITY   (Belgium)

^d MASSEY UNIVERSITY   (New Zealand)

^e HERIOT WATT UNIVERSITY   (United Kingdom)

^f VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

^g University of Wisconsin Madison   (United States)

^h University of Arizona   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0000910605     PISSN: 1559128X     EISSN: 21553165     Source Type: Journal    
DOI: 10.1364/AO.39.000671     Document Type: Article

References (36)

1. P. Chavel, D. A. B. Miller, and H. Thienpont, eds., Optics in Computing’98, Proc. SPIE 34-90 (1998).
2. IEEE Computer Society, Proceedings of the Fourth International Conference on Massively Parallel Processing Using Optical Interconnects, Montreal, Quebec, Canada, 22-24 June (IEEE Computer Society, Los Alamitos, Calif., 1997).
3. D. A. B. Miller and H. M. Ozaktas, “Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of system architecture,” in the Special Issue on Parallel Computing with Optical Interconnects, J. Parallel Distribut. Comput. 41, 42-52 (1997).
4. S. Scott, “Synchronization and communication in the T3E multiprocessor,” inProceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems(Association for Computing Machinery, New York, 1996), pp. 26-36.
5. C. B. Stunkel, D. G. Shea, D. G. Grice, P. H. Hochschild, and M. Tsao, “The SP-1 high performance switch,” inProceedings of the Conference on Scalable High Performance Computing(IEEE Computer Society, Los Alamitos, Calif., 1995), pp. 150-157.
6. S. Scott, M. Vernon, and J. R. Goodman, “Performance of the SCI ring,” inProceedings of the Nineteenth International Symposium on Computer Architecture(Association for Computing Machinery, New York, 1992), pp. 403-414.
7. N. Boden, D. Cohen, R. E. Felderman, A. E. Kulawik, C. L. Seitz, J. N. Seizovic, and W.-K. Su, “Myrinet: a gigabit-per-second local area network,” IEEE Micro. 15, 29-38 (1995).
8. S. Tang, T. Li, F. Li, L. Wu, M. Dubinovski, R. Wickman, and R. T. Chen, “A 1-GHz clock signal distribution for multiprocessor supercomputers,” inProceedings of the International Conference on Massively Parallel Processing Using Optical Interconnects (MMPOI96)(IEEE Computer Society, Los Alami-tos, Calif., 1996), pp. 186-191.
9. R. T. Chen, L. Wu, F. Li, S. Tang, M. Dubinovski, J. Qi, C. L. Schow, J. C. Campbell, R. Wickman, B. Picor, M. Hibbs-Brenner, J. Bristow, Y.-L. Liu, S. Rattan, and C. Nodding, “Si CMOS process compatible guided-wave multi-Gbit/s optical clock signal distribution system for the Cray T-90 supercomputer,” inProceedings of the International Conference on Massively Parallel Processing Using Optical Interconnects (MMPOI97)(IEEE Computer Society, Los Alamitos, Calif., 1997), pp. 10-24.
10. T. Szymanski and H. Scott, “Design of a terabit free-space photonic backplane for parallel computing,” inProceedings of the Conference on Massively Parallel Processing Using Optical Interconnects (MMPOI95)(IEEE Computer Society, Los Alamitos, Calif., 1995), pp. 16-27.
11. Y.-S. Liu, B. Robertson, G. C. Boisset, M. H. Ayliffe, R. Iyer, and D. V. Plant, “Design, implementation, and characterization of a hybrid optical interconnect for a four-stage free-space optical backplane demonstrator,” Appl. Opt. 37, 2895-2914 (1998).
12. G. Verschaffelt, R. Buczynski, P. Tuteleers, P. Vynck, V. Baukens, H. Ottevaere, C. Debaes, S. Kufner, M. Kufner, A. Hermanne, J. Genoe, D. Coppee, R. Vounckx, S. Borghs, I. Veretennicoff, and H. Thienpont, “Demonstration of a monolithic multichannel module for multi-Gb/s intra-MCM optical interconnects,” Photon. Technol. Lett. 10, 1629-1631 (1998).
13. V. Baukens, G. Verschaffelt, P. Tuteleers, P. Vynck, H. Otte-vaere, M. Kufner, S. Kufner, I. Veretennicoff, R. Bockstaele, A. Van Hove, B. Dhoedt, R. Baets, and H. Thienpont, “Performance of optical multi-chip-module interconnects: comparing guided-wave and free-space pathways,” J. Eur. Opt. Soc. A 1, 255-261 (1999).
14. J. C. Rodier, P. Chavel, A. Dupret, E. Belhaire, P. Garda, D. Prevost, and P. Lalanne, “Video-rate simulated annealing for stochastic artificial retinas,” Opt. Commun. 132, 427-431 (1996).
15. J. Tanida and Y. Ichioka, “Programming of optical array logic: image data processing,” Appl. Opt. 27, 2926-2939 (1988).
16. A. M. Weiner, “Femtosecond optical pulse shaping and processing,” Prog. Quantum Electron. 19, 161-237 (1995).
17. D. A. B. Miller, “Physical reasons for optical interconnection,” Int. J. Optoelectron. 11, 155-168 (1997).
18. G. Yayla, P. Marchand, and S. Esener, “Energy and speed analysis of digital electrical and free-space optical interconnections,” inOptical Interconnections and Parallel Processing: The Interface, A. Ferreira and P. Berthome, eds. (Kluwer Academic, Dordrecht, The Netherlands, 1997), Chap. 3.
19. H. S. Hinton, An Introduction to Photonic Switching Fabrics(Plenum, New York, 1993).
20. O. Kibar, D. A. Van Blerkom, C. Fan, and S. Esener, “Power minimization and technology comparisons for digital free-space optoelectronic interconnections,” J. Lightwave Technol. 17, 546-555 (1999).
21. J. L. Hennesy and D. A. Patterson, “Buses connecting I/O devices to the CPU/memory,” inComputer Architecture, a Quantitative Approach, 2nd ed. (Morgan Kauffmann, Los Altos, Calif., 1996), Sec. 6.3.
22. A. Bolychevsky, C. R. Jesshope, and V. B. Muchnick, “Dynamic scheduling in RISC architectures,” IEEE Proc. Comput. Digital Technol. 143, 309-317 (1996).
23. A. Iannucci, Multithreaded Computer Architecture—A Summary of the State of the Art(Kluwer Academic, Dordrecht, The Netherlands, 1994).
24. H. Neefs, P. Van Heuven, and J. Van Campenhout, “Latency requirements of optical interconnects at different memory hierarchy levels of a computer system,” inOptics in Computing’98, P. Chavel, D. A. B. Miller, and H. Thienpont, eds., Proc. SPIE 3490, 552-555 (1998).
25. H. Davidson, Sun Microsystems, 901 San Antonio Road, Palo Alto, Calif. 94303 (private communication, 11 March 1999).
26. J. H. Collet and L. Fesquet, “Comparison of the latency for an optical bus and several 2-D electronic topologies,” inCD-ROM of the Proceedings of the Eleventh International Parallel Processing Symposium (IPPS)(IEEE Computer Society, Los Alamitos, Calif., 1997), CD addresses X:\workshps\wocs\collet.pdf; X:\workshps\wocs\collet.ps.
27. K. H. Wang, Advanced Computer Architecture: Parallelism, Scalability, Programmability(McGraw-Hill, New York, 1993).
28. A. Louri, B. Weech, and C. Neocleous, “A spanning multichannel linked hypercube: a gradually scalable optical interconnection network for massively parallel processing,” IEEE Trans. Parallel Distribut. Sys. 9, 497-512 (1998).
29. P. Sindhu, J. M. Frailong, J. Gastinel, M. Cekleov, L. Yuan, B. Gunning, and D. Curry, “XDBus: a high-performance, consistent, packet-switched VLSI bus,” inTechnical Digest of the Spring’93 Computer Conferences (CompCon)(IEEE Computer Society, Los Alamitos, Calif., 1993), pp. 338-344.
30. A. Charlesworth, “Starfire: extending the SMP envelope,” IEEE Micro. 1, 39-49 (1998).
31. W. Hlayel, D. Litaize, L. Fesquet, and J. H. Collet, “Optical versus electronic bus for address-transactions in future SMP architectures,” inProceedings of the Conference on Parallel Architecture and Compilation Techniques (PACT)(IEEE Computer Society, Los Alamitos, Calif., 1998), pp. 22-29.
32. Z. G. Vranesic, M. Stumm, D. M. Lewis, and R. White, “Hector: a hierarchically structured shared-memory multiprocessor,” Computer 24, 72-79 (1991).
33. L. A. Barroso and M. Dubois, “The performance of cache coherent ring-based multiprocessors,” Tech. Rep. CENG-92-19 (Department of Electrical Engineering-Systems, University of Southern California, Los Angeles, Calif., 1992).
34. A. V. Krishnamoorthy and D. A. B. Miller, “Scaling optoelectronic-VLSI circuits into the 21st century: a technology roadmap,” IEEE J. Select. Top. Quantum Electron. 2, 55-76 (1996).
35. R. G. Rozier, F. E. Kiamilev, and A. V. Krishnamoorthy, “Design and evaluation of a photonic FFT processor,” J. Parallel Distribut. Comput. 41, 131-136 (1997).
36. M. P. Y. Desmulliez, F. A. P. Tooley, J. A. B. Dines, N. L. Grant, D. J. Goodwill, D. Baillie, B. S. Wherrett, P. M. Foulk, S. Ashcroft, and P. Black, “Perfect-shuffle interconnected bitonic sorter: optoelectronic design,” Appl. Opt. 34, 5077-5090 (1996).