A modulo scheduling algorithm for a coarse-grain reconfigurable array template

Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM

Volumn , Issue , 2007, Pages

  Hatanaka, Akira ^a   Bagherzadeh, Nader ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; PARALLEL PROCESSING SYSTEMS; PROBLEM SOLVING; PROGRAM COMPILERS;

COARSE GRAIN RECONFIGURABLE ARRAYS (CGRA); RESOURCE RESERVATION; SOFTWARE PIPELINE LOOPS;

SCHEDULING ALGORITHMS;

EID: 34548757837     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2007.370371     Document Type: Conference Paper

References (14)

1. C. Ebeling, L. McMurchie, S. Hauck, and S. Burns. Placement and routing tools for the triptych fpga. IEEE Trans. VLSI Syst., 3:473-182, 1995.
2. E. Granston, E. Stotzer, and J. Zbiciak. Software pipelining irregular loops on the tms320c6000 vliw dsp architecture. Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems, pages 138 - 144, 2001.
3. R. Hartenstein. A decade of reconfigurable computing: a visionary retrospective. Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings, pages 642 - 649, March 2001.
4. R. Hartenstein, M. Herz, T. Hoffmann, and U. Nageldinger. Kressarray xplorer: a new cad environment to optimize reconfigurable datapath array architectures. Proceedings of the ASP-DAC 2000. Asia and South Pacific Design Automation Conference, 2000., pages 163-168, January 2000.
5. M. Lam. Software pipelining: An effective scheduling technique for vliw machines. In Conference on Programming Language Design and Implementation, pages 318328, 1988.
6. J. Lee, K. Choi, and N. Dutt. Compilation approach for coarse-grained reconfigurable architectures. IEEE Des. Test. Compta., 20(1):26-33, January 2003.
7. J. Leijten, G. Burns, J. Huisken, E. Waterlander, and A. van WeI. Avispa: a massively parallel reconfigurable accelerator. International Symposium on System-on-Chip, 2003. Proceedings, pages 165-168, November 2003.
8. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins. Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. Design, Automation and Test in Europe Conference and Exhibition, 2003, Proceedings, 2003.
9. H. Park, K. Fan, M. Kudlur, and S. Mahlke. Modulo graph embedding: Mapping applications onto coarse-grained reconfigurable architectures. International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2006, October 2006.
10. B. Rau. Iterative modulo scheduling: an algorithm for software pipelining loops. Proceedings of the 27th annual international symposium on Microarchitecture, pages 63-74, 1994.
11. T. Sato, H. Watanabe, and K. Shiba. Implementation of dynamically reconfigurable processor dapdna-2. VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT), pages 323 - 324, April 2005.
12. H. Singh, M. Lee, G. Lu, F. Kurdahi, N. Bagherzadeh, and E. Filho. Morphosys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Computers, 49(5):465-481, 2000.
13. M. Vorbach and R. Becker. Reconfigurable processor architectures for mobile phones. Proceedings of Parallel and Distributed Processing Symposium, 2003., April 2003.
14. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal. Baring it all to software: Raw machines. IEEE Computer, 30(9): 86 - 93, September 1997.