-
2
-
-
84937078021
-
Signed-digit number representations for fast parallel arithmetic
-
Avizienis A. Signed-digit number representations for fast parallel arithmetic. IRE Trans. Electronic Comput. 10 (1961) 389-400
-
(1961)
IRE Trans. Electronic Comput.
, vol.10
, pp. 389-400
-
-
Avizienis, A.1
-
3
-
-
0342467808
-
Redundant arithmetic, algorithms, implementations
-
Gonzalez A.F., and Mazumder P. Redundant arithmetic, algorithms, implementations. Integration VLSI J. 30 (2000) 13-53
-
(2000)
Integration VLSI J.
, vol.30
, pp. 13-53
-
-
Gonzalez, A.F.1
Mazumder, P.2
-
4
-
-
0031653712
-
Effective coding for fast redundant adders using the radix-2 digit set { 0, 1, 2, 3 }
-
Ercegovac M.D., and Lang T. Effective coding for fast redundant adders using the radix-2 digit set { 0, 1, 2, 3 }. Proceedings of the Asilomar Conference of Signals, Systems, and Computers (November 1997) 1163-1167
-
(1997)
Proceedings of the Asilomar Conference of Signals, Systems, and Computers
, pp. 1163-1167
-
-
Ercegovac, M.D.1
Lang, T.2
-
5
-
-
1542545596
-
High radix signed digit number systems: representation paradigms
-
Jaberipur G., and Ghodsi M. High radix signed digit number systems: representation paradigms. Sci. Iran. 10 4 (2003) 383-391
-
(2003)
Sci. Iran.
, vol.10
, Issue.4
, pp. 383-391
-
-
Jaberipur, G.1
Ghodsi, M.2
-
7
-
-
0028485282
-
Hybrid signed-digit number systems: a unified framework for redundant number representations with bounded carry propagation chains
-
Phatak D.S., and Koren I. Hybrid signed-digit number systems: a unified framework for redundant number representations with bounded carry propagation chains. IEEE Trans. Comput. 43 8 (1994) 880-891
-
(1994)
IEEE Trans. Comput.
, vol.43
, Issue.8
, pp. 880-891
-
-
Phatak, D.S.1
Koren, I.2
-
8
-
-
0025210204
-
Generalized signed-digit number systems: a unifying framework for redundant number representations
-
Parhami B. Generalized signed-digit number systems: a unifying framework for redundant number representations. IEEE Trans. Comput. 39 1 (1990) 89-98
-
(1990)
IEEE Trans. Comput.
, vol.39
, Issue.1
, pp. 89-98
-
-
Parhami, B.1
-
9
-
-
0033342253
-
Signed-weight arithmetic and its application to a field-programmable digital filter architecture
-
Aoki T., Sawada Y., and Higuchi T. Signed-weight arithmetic and its application to a field-programmable digital filter architecture. IEICE Trans. Electronics E82-C 9 (1999) 1687-1698
-
(1999)
IEICE Trans. Electronics
, vol.E82-C
, Issue.9
, pp. 1687-1698
-
-
Aoki, T.1
Sawada, Y.2
Higuchi, T.3
-
10
-
-
23144458549
-
Weighted two-valued digit-set encodings: unifying efficient hardware representation schemes for redundant number systems
-
Jaberipur G., Parhami B., and Ghodsi M. Weighted two-valued digit-set encodings: unifying efficient hardware representation schemes for redundant number systems. IEEE Trans. Circuits Syst. I 52 7 (2005) 1348-1357
-
(2005)
IEEE Trans. Circuits Syst. I
, vol.52
, Issue.7
, pp. 1348-1357
-
-
Jaberipur, G.1
Parhami, B.2
Ghodsi, M.3
-
11
-
-
34147196444
-
-
G. Jaberipur, B. Parhami, Stored-transfer representations with weighted digit-set encodings for ultrahigh-speed arithmetic, IET Proceedings of the Circuits, Devices, and Systems, 2007, to appear.
-
-
-
-
12
-
-
0035510679
-
Constant-time addition and simultaneous format conversion based on redundant binary representations
-
Phatak D.S., and Koren I. Constant-time addition and simultaneous format conversion based on redundant binary representations. IEEE Trans. Comput. 50 11 (2001) 1267-1278
-
(2001)
IEEE Trans. Comput.
, vol.50
, Issue.11
, pp. 1267-1278
-
-
Phatak, D.S.1
Koren, I.2
-
13
-
-
14844349835
-
Reviewing 4-to-2 adders for multi-operand addition
-
Kornerup P. Reviewing 4-to-2 adders for multi-operand addition. J. VLSI Signal Process. 40 (2005) 143-152
-
(2005)
J. VLSI Signal Process.
, vol.40
, pp. 143-152
-
-
Kornerup, P.1
-
14
-
-
0032667135
-
Area × delay (AT) efficient multiplier based on an intermediate hybrid signed-digit (HSD-1) representation
-
Lue J.J., and Phatak D.S. Area × delay (AT) efficient multiplier based on an intermediate hybrid signed-digit (HSD-1) representation. Proceedings of the 14th IEEE Symposium Computer Arithmetic (1999) 216-224
-
(1999)
Proceedings of the 14th IEEE Symposium Computer Arithmetic
, pp. 216-224
-
-
Lue, J.J.1
Phatak, D.S.2
-
15
-
-
0028436912
-
Digit-set conversions: generalizations and applications
-
Kornerup P. Digit-set conversions: generalizations and applications. IEEE Trans. Comput. 43 5 (1994) 622-629
-
(1994)
IEEE Trans. Comput.
, vol.43
, Issue.5
, pp. 622-629
-
-
Kornerup, P.1
-
16
-
-
34548484347
-
An efficient universal addition scheme for all hybrid-redundant representations with weighted bit-set encoding
-
Jaberipur G., Parhami B., and Ghodsi M. An efficient universal addition scheme for all hybrid-redundant representations with weighted bit-set encoding. J. VLSI Signal Process. 42 2 (2006) 149-158
-
(2006)
J. VLSI Signal Process.
, vol.42
, Issue.2
, pp. 149-158
-
-
Jaberipur, G.1
Parhami, B.2
Ghodsi, M.3
-
17
-
-
0002975696
-
On the implementation of arithmetic support functions for generalized signed-digit number systems
-
Parhami B. On the implementation of arithmetic support functions for generalized signed-digit number systems. IEEE Trans. Comput. 42 3 (1993) 379-384
-
(1993)
IEEE Trans. Comput.
, vol.42
, Issue.3
, pp. 379-384
-
-
Parhami, B.1
-
18
-
-
0023170517
-
Design of high speed MOS multiplier and divider using redundant binary representation
-
Kuninobu S., Nishiyama T., Edamatsu H., Taniguchi T., and Takagi N. Design of high speed MOS multiplier and divider using redundant binary representation. Proceedings of the 8th IEEE Sympoisum Computer Arithmetic (1987) 80-86
-
(1987)
Proceedings of the 8th IEEE Sympoisum Computer Arithmetic
, pp. 80-86
-
-
Kuninobu, S.1
Nishiyama, T.2
Edamatsu, H.3
Taniguchi, T.4
Takagi, N.5
-
19
-
-
0036103389
-
Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates
-
Bui H.T., Wang Y., and Jiang Y. Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates. IEEE Trans. Circuits Syst. II 49 1 (2002) 25-30
-
(2002)
IEEE Trans. Circuits Syst. II
, vol.49
, Issue.1
, pp. 25-30
-
-
Bui, H.T.1
Wang, Y.2
Jiang, Y.3
-
20
-
-
23744492075
-
A Review of 0.18-μ m full adder performances for tree structured arithmetic circuits
-
Chang C.H., Gu J., and Zhang M. A Review of 0.18-μ m full adder performances for tree structured arithmetic circuits. IEEE Trans. VLSI Syst. 13 6 (2005) 686-695
-
(2005)
IEEE Trans. VLSI Syst.
, vol.13
, Issue.6
, pp. 686-695
-
-
Chang, C.H.1
Gu, J.2
Zhang, M.3
-
22
-
-
0037285993
-
Further reducing the redundancy of a notation over a minimally redundant digit set
-
Daumas M., and Matula D.W. Further reducing the redundancy of a notation over a minimally redundant digit set. J. VLSI Signal Process. 33 (2003) 7-18
-
(2003)
J. VLSI Signal Process.
, vol.33
, pp. 7-18
-
-
Daumas, M.1
Matula, D.W.2
-
23
-
-
0015049733
-
A 40-ns 17-bit by 17-bit array multiplier
-
Pezaris S.D. A 40-ns 17-bit by 17-bit array multiplier. IEEE Trans. Comput. 20 (1971) 442-447
-
(1971)
IEEE Trans. Comput.
, vol.20
, pp. 442-447
-
-
Pezaris, S.D.1
-
25
-
-
0001342967
-
Some schemes for parallel multipliers
-
Dadda L. Some schemes for parallel multipliers. Alta Freq. 34 (1965) 349-356
-
(1965)
Alta Freq.
, vol.34
, pp. 349-356
-
-
Dadda, L.1
-
26
-
-
0032633426
-
Necessary and sufficient conditions for parallel, constant time conversion and addition
-
Kornerup P. Necessary and sufficient conditions for parallel, constant time conversion and addition. Proceedings of the 14th IEEE Symposium Computer Arithmetic (1999) 152-155
-
(1999)
Proceedings of the 14th IEEE Symposium Computer Arithmetic
, pp. 152-155
-
-
Kornerup, P.1
|