Energy efficient novel architectures for the lifting-based discrete wavelet transform

IET Image Processing

Volumn 1, Issue 3, 2007, Pages 305-310

  Varshney, H ^a   Hasan, M ^a   Jain, S ^a  

^a ALIGARH MUSLIM UNIVERSITY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

DISCRETE WAVELET TRANSFORMS; PIPELINE PROCESSING SYSTEMS; PROGRAM PROCESSORS; REAL TIME SYSTEMS; THROUGHPUT;

EMBEDDED MEMORY; MEMORY REQUIREMENT; MULTI-LEVEL TRANSFORMS;

IMAGE COMPRESSION;

EID: 34548420642     PISSN: 17519659     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-ipr:20060140     Document Type: Article

References (17)

1. Daubechies, and Sweldens, W.: ' Factoring wavelet transforms into lifting steps ', J. Fourier Anal. Appl., 1998, 4, (3), p. 245-267
2. Liao, H., Mandal, M.K., and Cockburn, B.F.: ' Efficient implementation of lifting-based discrete wavelet transform ', Electron. Lett., 2002, 38, (18), p. 1010-1012 10.1049/el:20020707 0013-5194
3. Jiang, W., and Ortega, A.: ' Lifting factorization-based discrete wavelet transform architecture design ', IEEE Trans. Circuits Syst. Video Technol., 2001, 11, (5), p. 651-657 10.1109/76.920194 1051-8215
4. Huang, C.-T., Tseng, P.C., and Chen, L.G.: ' Flipping structure: efficient VLSI architectures for lifting-based discrete wavelet transform ', IEEE Trans. Signal Process., 2004, 52, (4), p. 1080-1089 10.1109/TSP.2004.823509 1053-587X
5. Wu, B.-F., and Lin, C.-F.: ' A rescheduling and fast pipeline VLSI architecture for lifting-based discrete wavelet transform ', Int. Symp. Circuits Syst., 2003, 2, p. pp. II-732-II-735
6. Srikar, M., and Srinivasan, S.: ' A novel architecture for lifting-based discrete wavelet transform for JPEG2000 standard suitable for VLSI implementation ', Proc. 16th Int. Conf. VLSI Design, 2003, p. 202-207
7. Andra, K., Chakrabarti, C., and Acharya, T.: ' A VLSI architecture for lifting-based forward and inverse wavelet transform ', IEEE Trans. Signal Process., 2002, 50, (4), p. 966-977 10.1109/78.992147 1053-587X
8. Lian, C.-J., Chen, K.-F., Chen, H.-H., and Chen, L.G.: ' Analysis and architecture design of lifting-based DWT and EBCOT for JPEG2000 ', Proc. Technical Papers of Int. Symp. VLSI Technology, Systems and Applications, 2001, p. 180-183
9. Chu, H.K., Huang, Y.-J., Truong, T.-K., and Wang, C.M.: ' FPGA implementation for 2D discrete wavelet transform ', Electron. Lett., 1998, 34, (7), p. 639-640 0013-5194
10. Tan, K.-C.B., and Arslan, T.: ' Shift-accumulator ALU centric JPEG2000 5/3 lifting-based discrete wavelet transform architecture ', IEEE Int. Symp. Circuits and Systems (ISCAS 2003), May, 25-28, 2003, 5, p. 161-164
11. Tan, K.-C.B., and Arslan, T.: ' Low power embedded extension algorithm for the lifting-based discrete wavelet transform in JPEG2000 ', Electron. Lett., 2001, 37, (22), p. 1328-1330 0013-5194
12. Lan, X., Zheng, N., and Liu, Y.: ' Low power and high-speed VLSI architecture for lifting-based forward and inverse wavelet transform ', IEEE Trans. Consum. Electron., 2005, 51, (2), p. 379-385 0098-3063
13. Fatemi, O., and Bolouki, S.: ' Pipeline, memory-efficient and programmable architecture for 2D discrete wavelet transform using lifting scheme ', IEE Proc., Circuits Devices Syst., 2005, 152, (6), p. 703-708 1350-2409
14. Huang, C.-T., Tseng, P.C., and Chen, L.G.: ' Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform ', IEEE Trans. Signal Process., 2005, 53, (4), p. 1575-1586 10.1109/TSP.2005.843704 1053-587X
15. Huang, C.-T., Tseng, P.C., and Chen, L.G.: ' Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method ', IEEE Trans. Circuits Syst. Video Technol., 2005, 15, (7), p. 910-920 10.1109/TCSVT.2005.848307 1051-8215
16. Wu, B.-F., and Lin, C.F.: ' A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec ', IEEE Trans. Circuits Syst. Video Technol., 2005, 15, (12), p. 1615-1628 10.1109/TCSVT.2005.858610 1051-8215
17. Hasan, M., Arslan, T., and Thompson, J.S.: ' A novel coefficient ordering based low power pipelined radix-4 FFT processor for wireless LAN application ', IEEE Trans. Consum. Electron., 2003, 49, (1), p. 128-134 0098-3063