Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 15, Issue 7, 2005, Pages 910-920

  Huang, Chao Tsung ^a   Tseng, Po Chih ^a   Chen, Liang Gee ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Discrete wavelet transform (DWT); Lifting scheme; Line based method; Recursive pyramid algorithm; VLSI architecture

Indexed keywords

DISCRETE WAVELET TRANSFORMS (DWT); LIFTING SCHEME; LINE-BASED METHODS; RECURSIVE PYRAMID ALGORITHMS; VLSI ARCHITECTURE;

ALGORITHMS; ARCHITECTURAL DESIGN; BANDWIDTH; COMPUTATIONAL COMPLEXITY; HIGH PASS FILTERS; LOW PASS FILTERS; MICROPROCESSOR CHIPS; OPTIMIZATION; TWO DIMENSIONAL; VLSI CIRCUITS; WAVELET TRANSFORMS;

RANDOM ACCESS STORAGE;

EID: 23744446736     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2005.848307     Document Type: Article

References (15)

1. S. G. Mallat, "A theory for multiresolution signal decomposition: The wavelet representation," IEEE Trans. Pattern Anal. Mach. Intell., vol. 11, no. 7, pp. 674-693, Jul. 1989.
2. W. Sweldens, "The lifting scheme: A custom-design construction of biorthogonal wavelets," Appl. Comput. Harmonic Anal., vol. 3, no. 15, pp. 186-200, 1996.
3. I. Daubechies and W. Sweldens, "Factoring wavelet transforms into lifting steps," J. Fourier Anal. Appl., vol. 4, pp. 247-269, 1998.
4. C. Chakrabarti, M. Vishwanath, and R. M. Owens, "Architectures for wavelet transforms: A survey," J. VLSI Signal Process., vol. 14, pp. 171-192, 1996.
5. M. Vishwanath, R. M. Owens, and M. J. Irwin, "VLSI architectures for the discrete wavelet transform," IEEE Trans. Circuis Systems II, Analog Digit. Signal Process., vol. 42, no. 5, pp. 305-316, May 1995.
6. C. Chakrabarti and M. Vishwanath, "Efficient realizations of the discrete and continuous wavelet transforms: From single chip implementations to mappings on SIMD array computers," IEEE Trans. Signal Process., vol. 43, no. 3, pp. 759-771, Mar. 1995.
7. P.-C. Wu and L.-G. Chen, "An efficient architecture for two-dimensional discrete wavelet transform," IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 4, pp. 536-545, Apr. 2001.
8. M. Weeks and M. Bayoumi, "Discrete wavelet transform: Architectures, design and performance issues," J. VLSI Signal Process. Syst., vol. 35, no. 2, pp. 155-178, 2003.
9. N. D. Zervas, G. P. Anagnostopoulos, V. Spiliotopoulos, Y. Andreopoulos, and C. E. Goutis, "Evaluation of design alternatives for the 2-D-discrete wavelet transform," IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 12, pp. 1246-1262, Dec. 2001.
10. C. Chrysafis and A. Ortega, "Line-based, reduced memory, wavelet image compression," IEEE Trans. Image Process., vol. 9, no. 3, pp. 378-389, Mar. 2000.
11. P.-C. Tseng, C.-T. Huang, and L.-G. Chen, "VLSI implementation of shape-adaptive discrete wavelet transform," in Proc. SPIE Int. Conf. Visual Communications and Image Processing, 2002, pp. 655-666.
12. M. Vishwanath, "The recursive pyramid algorithm for the discrete wavelet transform," IEEE Trans. Signal Process., vol. 42, no. 3, pp. 673-677, Mar. 1994.
13. P.-C. Tseng, C.-T. Huang, and L.-G. Chen, "Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method," in Proc. Asia-Pacific Conf. Circuits and Systems, 2002, pp. 363-366.
14. C. Diou, L. Torres, and M. Robert, "A wavelet core for video processing," in Proc. Int. Conf. Image Processing, 2000, pp. 395-398.
15. C.-T. Huang, P.-C. Tseng, and L.-G. Chen, "Flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform," IEEE Trans. Signal Process., vol. 52, no. 4, pp. 1080-1089, Apr. 2004.